Synthesis, testing and tolerance in reversible logic
dc.contributor.author | Nashiry, Md Asif | |
dc.contributor.author | University of Lethbridge. Faculty of Arts and Science | |
dc.contributor.supervisor | Rice, Jacqueline E. | |
dc.date.accessioned | 2018-01-24T16:01:07Z | |
dc.date.available | 2018-01-24T16:01:07Z | |
dc.date.issued | 2017 | |
dc.degree.level | Ph.D | en_US |
dc.description.abstract | In recent years, reversible computing has established itself as a promising research area and emerging technology. This thesis focuses on three important areas of reversible logic, which is an area of reversible computing. Firstly, this thesis proposes a transformation based synthesis approach for realizing conservative reversible functions using SWAP and Fredkin gates. This thesis also proposes ten templates for optimizing SWAP and Fredkin gates-based reversible circuits. Secondly, this thesis proposes an approach for the design of online testable reversible circuits. A reversible circuit composed of NOT, CNOT and Toffoli gates can be made online testable by adding two sets of CNOT gates and a single parity line. Finally, we have proposed an approach to achieve fault tolerance in reversible circuits. A design of a 3-bit reversible majority voter circuit is presented. This voter circuit can be used to design fault tolerant reversible circuits. | en_US |
dc.embargo | No | en_US |
dc.identifier.uri | https://hdl.handle.net/10133/5022 | |
dc.language.iso | en_US | en_US |
dc.proquest.subject | 0984 | en_US |
dc.proquestyes | Yes | en_US |
dc.publisher | Lethbridge, Alta. : University of Lethbridge, Dept. of Mathematics and Computer Sciences | en_US |
dc.publisher.department | Department of Mathematics and Computer Science | en_US |
dc.publisher.faculty | Arts and Science | en_US |
dc.relation.ispartofseries | Thesis (University of Lethbridge. Faculty of Arts and Science) | en_US |
dc.subject | Reversible computing | en_US |
dc.subject | Dissertations, Academic | |
dc.title | Synthesis, testing and tolerance in reversible logic | en_US |
dc.type | Thesis | en_US |