Fault tolerance in reversible logic
Latif, Shamria Sabatina
University of Lethbridge. Faculty of Arts and Science
Lethbridge, Alta. : Universtiy of Lethbridge, Department of Mathematics and Computer Science
In recent years reversible logic has offered a promising alternative to traditional logic circuits. Reversible logic introduces a mechanism which allows theoretically zero energy dissipation by eliminating the possibility of information loss. However, it is also desirable that all computation should ideally be done in a fault tolerant manner. To address this we propose techniques to achieve fault tolerance in reversible logic based on a passive hardware redundancy technique. We propose two new designs for a reversible majority voter circuit that can be used to implement fault masking. Comparisons to existing designs are presented in terms of cost metrics such as gate count, garbage outputs, constant inputs, and quantum cost. Comparative failure probability analysis of the proposed voter circuits is also provided. Simulation results of the voter circuit failure probabilities over different numbers of trials are also presented. Our approach can be used to determine the circuit failure probability by using the gate failure probabilities. The proposed methodology can provide useful information for future reversible gate fabrication and designing future fault tolerant reversible circuits.
Reversible computing , Integrated circuits -- Fault tolerance , Logic circuits , majority voter circuit , passive hardware redundancy , reversible fault tolerant circuits , reversible logic , triple modular redundancy , zero energy dissipation , Dissertations, Academic