2005

Design of a novel hybrid cryptographic processor

Li, Jianzhou

Lethbridge, Alta. : University of Lethbridge, Faculty of Arts and Science, 2005

http://hdl.handle.net/10133/266

Downloaded from University of Lethbridge Research Repository, OPUS
DESIGN OF A NOVEL HYBRID CRYPTOGRAPHIC PROCESSOR

Jianzhou Li
ME., Hunan University, 2002

A Thesis
Submitted to the School of Graduate Studies
of the University of Lethbridge
in Partial Fulfilment of the
Requirements for the Degree
MASTER OF SCIENCE

Department of Mathematics and Computer Science
University of Lethbridge
LETHBRIDGE, ALBERTA, CANADA

©Jianzhou Li, 2005
Abstract

A new multiplier that supports fields $GF(p)$ and $GF(2^n)$ for the public-key cryptography, and fields $GF(2^n)$ for the secret-key cryptography is proposed in this thesis. Based on the core multiplier and other extracted common operations, a novel hybrid crypto-processor is built which processes both public-key and secret-key cryptosystems. The corresponding instruction set is also presented. Three cryptographic algorithms: the Elliptic Curve Cryptography (ECC), AES and RC5 are focused to run in the processor.

To compute scalar multiplication $kP$ efficiently, a blend of efficient algorithms on elliptic curves and coordinates selections and of hardware architecture that supports arithmetic operations on finite fields is required. The Nonadjacent Form (NAF) of $k$ is used in Jacobian projective coordinates over $GF(p)$; Montgomery scalar multiplication is utilized in projective coordinates over $GF(2^n)$. The dual-field multiplier is used to support multiplications over $GF(p)$ and $GF(2^n)$ according to multiple-precision Montgomery multiplication algorithms. The design ideas for AES and RC5 are also described.

The proposed hybrid crypto-processor increases the flexibility of security schemes and reduces the total cost of cryptosystems.
Acknowledgments

I would like to express many thanks to my supervisor Dr. Hua Li, for his invaluable advice and ideas on the research and also for his devotion of time to me in the past two years. His support and expertise resolved many hurdles that I encountered throughout the research. I would also like to thank my co-supervisor, Dr. Jim Liu, for his kind encouragement and guidance.

I am also grateful to other committee members Dr. Jackie Rice and Dr. Rob Sutherland for their advice.

Finally, I would like thank my parents for their support of me.
List of Tables

2.1 Properties of modular arithmetic operations in $GF(p)$ ............... 9

4.1 Projective coordinate representations over $GF(p)$ ..................... 31
4.2 Left-to-right NAF ............................................. 34
4.3 The core components in different cryptographic algorithms ......... 45
4.4 Instruction set ................................................. 54
4.5 Codes for RC5 .................................................. 55
4.6 Codes for Montgomery multiplication over $GF(p)$ ................. 56
4.7 Usage of FPGA resources ......................................... 56
4.8 The performance for different cryptosystems ....................... 57
4.9 The performance comparison for RC5 ................................. 57
4.10 The performance comparison for AES ................................. 57
4.11 The scalar multiplication comparison for ECC over $GF(2^n)$ ...... 58
4.12 The hardware comparison for ECC over $GF(2^n)$ .................. 58
4.13 The performance comparison for ECC over $GF(p)$ .................. 58
4.14 Instruction set using pipeline technique ............................ 59
4.15 Codes for AES .................................................. 60
List of Figures

3.1 Model of secret-key cryptosystem .................................. 14
3.2 Model of public-key cryptosystem .................................. 16
3.3 ShiftRows operation for encryption in AES algorithm ............ 23
3.4 AES algorithm flow for encryption/decryption ..................... 24

4.1 Hardware speeding-up of NAF ....................................... 33
4.2 The data path of the architecture: 32-bit part .................... 47
4.3 The data path of the architecture: eight-bit part ................. 48
4.4 The block diagram of multiple-precision multifunction multiplier . 49
4.5 Partial product reduction, CPA and polynomial reduction ....... 50
4.6 The dot diagram for partial product matrix of 32-bit × 32-bit multiplication ................................................. 51
4.7 Example of an 8-bit barrel shifter .................................. 52
4.8 Adder/subtractor ...................................................... 53
Chapter 1

Introduction

1.1 Motivation

The electronic world is increasingly influencing our lives. Every day hundreds of thousands of people interact electronically through e-mail, e-commerce (business conducted over the Internet), ATM machines, or cellular phones. This has led to an increased reliance on the security of information transmitted electronically. By far the most effective ways to ensure network and communication security are related to cryptography. Cryptography is the study of mathematical techniques related to aspects of information security such as confidentiality, data integrity, entity authentication, and data origin authentication. Cryptography is not the only means of providing information security, but rather a set of techniques [30]. Two types of cryptographic tools are commonly used: secret-key cryptography and public-key cryptography. For secret-key cryptography, RC5 and AES are two widely used important algorithms, while for public-key cryptography, the vast majority of the products and standards use RSA algorithm based on the integer factorization. Elliptic curve cryptography (ECC) is another approach to public-key cryptography based on the mathematics of elliptic curves. The primary advantage of elliptic curve cryptosystems over RSA is the absence of a sub-exponential-time algorithm that could solve the discrete logarithm problem (DLP) in the elliptic curve groups.
Consequently, ECC can maintain the same level of security with a far smaller key size, therefore reducing processing overhead. It is necessary to implement cryptographic algorithms in hardware due to the fact that software implementations are too slow to satisfy the real-time requirement. For efficiency reasons, usually hybrid encryption systems are used in practice; a key is exchanged using a public-key cipher, and the rest of the communication is encrypted using a symmetric-key algorithm (which is typically much faster). So it is necessary to design a chip that performs hybrid encryption systems for the user's convenience. Many hardware implementations of cryptosystems have been proposed to speed up the throughput while keeping the circuit area as small as possible. These designs can utilize the hardware resources and customize the architecture to maximize the efficiency of the implementations. However, most of the designs are dedicated to specific cryptographic algorithms. For example, many chips that only can perform AES algorithms have been discussed for secret-key cryptosystems, while others are proposed to speed up the public-key cryptosystems. Very little of the literature deals with hardware designs to implement both secret-key and public-key cryptosystems. A crypto-processor in [18] can perform secret-key algorithms AES and triple-DES, and public-key algorithms RSA and ECC. However, it uses dedicated coprocessor blocks for each algorithm, which consumes lots of hardware area. Also, it can only perform ECC over specific binary field $GF(2^{149})$. In this thesis, a processor that can flexibly deal with both secret-key algorithms for AES and RC5 and public-key algorithms for ECC over fields $GF(p)$ and $GF(2^n)$ with variable parameters is proposed.

1.2 Literature Review

Many hardware implementations on Field-Programmable Gate Array (FPGA) and Application-Specific Integrated Circuit (ASIC) have been presented for elliptic curve
cryptosystems and for AES and RC5, respectively. A review of the previous work is given in this section.

1.2.1 Hardware Speed-up of Secret-key Algorithms

Due to the simple computation compared with public-key cryptography and dedication to specific secret-key algorithm, chip designs used in the hardware speed-up of secret-key cryptography are much simpler. Since the invention of AES, many efficient hardware implementations on FPGA or ASIC are presented [50, 53, 29, 6, 24, 25]. References [26, 46] propose hardware architectures for the RC5 block cipher.

However, there is little literature that deals with hardware implementations on several secret-key algorithms in one chip. A bulk encryption crypto-processor dedicated to smart cards was designed which could perform DES and 3DES algorithms [47].

1.2.2 Processor for Elliptic Curve Cryptography

Many hardware implementations on elliptic curve cryptography have been proposed [2, 23, 10, 38, 36, 11, 39, 37, 4, 44, 12, 43, 9]. Binary field $GF(2^n)$ arithmetic is more suitable for fast and compact hardware than a prime field $GF(p)$, because elements over $GF(2^n)$ are unsigned binary numbers and there is no need for carry propagation. However, conventional implementations for ECC over $GF(2^n)$ have little flexibility due to dedicated field parameters. Some designs [2, 23, 10] are based on the fixed size Massey-Omura multiplier [37] using optimal normal bases. Some [38, 36] are based on the specific polynomial bases. On the other hand, conventional ECC hardware designs over $GF(p)$ [38] support only the specific prime numbers. So the restrictions of the conventional approaches reduce the flexibility of hardware implementations and limit the application areas.

The Montgomery multiplication algorithm [32, 21] proposed by P.L Montgomery...
in 1985 was for modular multiplication over $GF(p)$ to avoid expensive division computation. The algorithm was then extended to binary field $GF(2^n)$ [22]. This provides the guidance to unify the fields $GF(p)$ and $GF(2^n)$ into one computation component. Several contributions based on dual-field multipliers have been made to support field arithmetic on both $GF(p)$ and $GF(2^n)$. One hardware architecture that uses carry-save adders to perform on dual-field operations is introduced in [44]. Processors based on a fully parallel multiplier that supports dual-field operations are presented in [43, 9], where $n$-bit operands need to be divided into $m$ $w$-bit (word size) words to perform multiple-precision operations. This further provides the flexibility to accommodate elliptic curves with different key lengths.

1.2.3 Hardware Implementations for Both Public-key and Secret-key Cryptosystems

To our knowledge, very few hardware implementations of both public-key and secret-key cryptosystems exist. Reference [18] presents a crypto-processor that can perform secret-key algorithms AES and triple-DES, and public-key algorithms RSA and ECC. However, its design uses dedicated coprocessor blocks for each algorithm, which consumes lots of hardware area. Also, it can only perform ECC over specific binary field $GF(2^{146})$.

This section summarizes the previous hardware implementations of secret-key and public-key cryptosystems. They primarily focus on the specific algorithm or specific elliptic curve, thereby lacking certain flexibility. The processor based on a parallel dual-field multiplier makes it possible to perform elliptic curve cryptography on both $GF(p)$ and $GF(2^n)$ with variable parameters. However, the author is aware of very few hardware designs that implement algorithms for both secret-key and public-key systems.
1.3 Contributions

The thesis presents a novel hybrid crypto-processor that can process not only public-key cryptography, such as ECC over $GF(p)$ and $GF(2^n)$ with random key length, but also secret-key algorithms, such as AES and RC5. The main contributions of my thesis are as follows.

1. The multiplier designed in this thesis is a novel 32-bit by 32-bit multiplication-accumulator that integrates multiplications over $GF(p)$, $GF(2^n)$ used in public-key cryptosystem and $GF(2^8)$ used in secret-key cryptosystem.

2. Unlike previous work, the hybrid crypto-processor in this thesis has more flexibility that can perform not only public-key algorithms such ECC over fields $GF(p)$ and $GF(2^n)$, but also secret-key algorithms AES and RC5.

3. The prime number $p$ over $GF(p)$ and the irreducible polynomial over $GF(2^n)$ can easily be changed to improve the security of the processor.

1.4 Thesis Outline

Chapter 2 introduces basic mathematical background which serves as the basis for discussions in later chapters.

In chapter 3, an introduction to cryptography is presented which includes secret-key and public-key cryptosystems.

Chapter 4 describes the architecture of the proposed processor and the implementation details of ECC, AES and RC5. The core arithmetic component such as multi-function multiplier and barrel shifter are presented. The related algorithms used for the ECC design are discussed. Finally, the performance analysis and comparison with previous work are made.

Conclusions and possible future work are given in Chapter 5.
Chapter 2

Mathematical Background

Cryptographic algorithms rely heavily on the base of mathematics. For example, the Advanced Encryption Standard (AES) and Elliptic Curve Cryptography (ECC) are built on properties of finite fields. In this chapter, we review some necessary mathematical background in abstract algebra, in particular finite fields, which are relevant to the work in this thesis.

2.1 Groups, Rings, and Fields

A group \((G, \cdot)\) is a set together with a binary operation \(\cdot\) (called the multiplication) on \(G\) such that

1. Closure: \(g_1 \cdot g_2 \in G\) for all \(g_1, g_2 \in G\);
2. Associative: \(g_1 \cdot (g_2 \cdot g_3) = (g_1 \cdot g_2) \cdot g_3\) for all \(g_1, g_2, g_3 \in G\);
3. Identity element: there is an element \(e \in G\) such that \(g \cdot e = e \cdot g = e\) for all \(g \in G\);
4. Inverse element: for each element \(g \in G\), there exists an element \(g'\) such that \(g \cdot g' = g' \cdot g = e\).

The element \(e\) is called the identity of the group \(G\). The element \(g'\) is called the inverse of \(g\), usually denoted by \(g^{-1}\).
A group $G$ is said to be abelian or commutative if $g_1 * g_2 = g_2 * g_1$ for all $g_1, g_2 \in G$. When $G$ is an abelian group, the operation $*$ is denoted by $+$, which is called the addition. The identity element $e$ is denoted by $0$, which is called the zero element. The inverse of $g \in G$ is denoted by $-g$, which is called the negative of $g$.

A ring $(R, +, \times)$ is an nonempty set $R$ with two binary operations $+$ and $\times$, called addition and multiplication, such that

1. $(R, +)$ is an abelian group.
2. Closure under multiplication: $r_1 \times r_2 \in R$ for all $r_1, r_2 \in R$;
3. Associative under multiplication: $r_1 \times (r_2 \times r_3) = (r_1 \times r_2) \times r_3$ for all $r_1, r_2, r_3 \in R$;
4. Multiplication is distributive over addition: $r_1 \times (r_2 + r_3) = r_1 \times r_2 + r_1 \times r_3$ and $(r_1 + r_2) \times r_3 = r_1 \times r_3 + r_2 \times r_3$ for all $r_1, r_2, r_3 \in R$.

A ring $R$ is said to be a commutative ring if $r_1 \times r_2 = r_2 \times r_1$ for all $r_1, r_2 \in R$.

A field $(F, +, \times)$ is a set with two binary operations, called addition and multiplication, such that

1. $(F, +, \times)$ is a commutative ring
2. Multiplicative identity: There exists an element $1$ such that $a \times 1 = 1 \times a = a$ for all $a \in F$
3. No zero divisors: If $a, b \in F$ and $a \times b = 0$, then $a = 0$ or $b = 0$;
4. Multiplicative inverse: For $a \in F$ and $a \neq 0$, there exists an element $a^{-1} \in F$ such that $a \times a^{-1} = a^{-1} \times a = 1$

A ring $(R, +, \times)$ is said to be an integral domain if it is a commutative ring with multiplicative identity and it contains no zero-divisors. A field is a set on which one can perform addition, subtraction, multiplication, and division. For this work, we
are only interested in fields with finite numbers of elements, which are called finite fields. More details about abstract algebra can be found in [13].

2.2 Finite Fields

A finite field \((F, +, \times)\) \([49, 14]\) consists of a finite set of elements. The number of elements \(q\) in the field is called the order of \(F\). It can be shown that there exists a finite field of order \(q\) if and only if \(q\) is a prime power \(p^n\), where \(n\) is a positive integer and \(p\) is a prime number. There is essentially only one finite field of order \(q = p^n\), denoted by \(GF(q) = GF(p^n)\). Here \(p\) is called the characteristics of \(GF(p^n)\) and \(n\) is called the extension degree. We are especially interested in two cases. For \(n = 1\), and \(q = p\) \((p \neq 2)\), we have \(GF(p)\); for \(p = 2\), and \(q = 2^n\), we have \(GF(2^n)\).

2.2.1 The Finite Field \(GF(p)\)

The finite field \(GF(p)\), where \(p\) is an odd prime, also called a prime finite field, is defined as the set of integers \(\{0,1,\ldots,p-1\}\), together with the modular arithmetic operations. Since \(GF(p)\) is a field, it should satisfy the conditions mentioned in Section 2.1. Table 2.1 lists the properties of modular arithmetic operations in \(GF(p)\).

2.2.2 The Finite Field \(GF(2^n)\)

The finite field \(GF(2^n)\), also called a binary finite field, can be viewed as a vector space of dimension \(n\) over \(GF(2)\). There exist \(n\) elements \(\{\alpha_0, \alpha_1, \ldots, \alpha_{n-1}\}\) such that for each element \(a \in GF(2^n)\), \(a\) can be written uniquely as:

\[
a = a_0\alpha_0 + a_1\alpha_1 + \ldots + a_{n-1}\alpha_{n-1}, \text{ where } a_i \in \{0, 1\}
\]

The set \(\{\alpha_0, \alpha_1, \ldots, \alpha_{n-1}\}\) is called a basis of \(GF(2^n)\) over \(GF(2)\). Given such a basis, an element \(a\) can also be represented as the bit string \((a_0, a_1, \ldots, a_{n-1})\).

Polynomial basis and normal basis are two kinds of commonly used bases (see Johnson et al [15] for more details).
**Chapter 2 Mathematical Background**

<table>
<thead>
<tr>
<th>Commutative laws</th>
<th>((w + x) \pmod{p} = (x + w) \pmod{p})</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>((w \times x) \pmod{p} = (x \times w) \pmod{p})</td>
</tr>
<tr>
<td>Associative laws</td>
<td>([(w + x) + y] \pmod{p} = [(w + x) + y] \pmod{p})</td>
</tr>
<tr>
<td></td>
<td>([(w \times x) \times y] \pmod{p} = [(w \times x) \times y] \pmod{p})</td>
</tr>
<tr>
<td>Distributive laws</td>
<td>([w \times (x + y)] \pmod{p} = [(w \times x) + (w \times y)] \pmod{p})</td>
</tr>
<tr>
<td></td>
<td>([(x + y) \times w] \pmod{p} = [(x \times w) + (y \times w)] \pmod{p})</td>
</tr>
<tr>
<td>Identities</td>
<td>((0 + w) \pmod{p} = w \pmod{p})</td>
</tr>
<tr>
<td></td>
<td>((1 \times w) \pmod{p} = w \pmod{p})</td>
</tr>
<tr>
<td>Additive inverse</td>
<td>(-w) For each (w \in GF(p)), there exists a (z) such that (w + z = 0 \pmod{p})</td>
</tr>
<tr>
<td>Multiplicative inverse (w^{-1}) For each non-zero (w \in GF(p)), there exists a value (a) such that (a \times w = 1 \pmod{p})</td>
<td></td>
</tr>
</tbody>
</table>

Table 2.1: Properties of modular arithmetic operations in \(GF(p)\)

**Polynomial Basis**

The finite field \(GF(2^n)\) can also be viewed as a set of polynomials over \(GF(2)\), together with polynomial arithmetics. The polynomials are defined modulo an irreducible polynomial \(f(x)\) whose highest power is integer \(n - 1\). A polynomial \(f(x)\) over field \(GF(2)\) is called irreducible if and only if \(f(x)\) cannot be factored as a product of polynomials in \(GF(2)\), with each highest degree less than \(n\). An irreducible polynomial \(f(x)\) is also called a prime polynomial by analogy to primes in \(GF(p)\).

Each \(f(x)\) defines a polynomial basis representation of \(GF(2^n)\). The \(GF(2^n)\) can be expressed in the following form after the irreducible polynomial is determined:

\[
GF(2^n) = \{a_{n-1}x^{n-1} + a_{n-2}x^{n-2} + \cdots + a_1x + a_0 | a_i \in \{0, 1\}\},
\]

or in the bit string form:

\[
GF(2^n) = \{(a_{n-1}a_{n-2} \ldots a_1a_0) | a_i \in \{0, 1\}\}.
\]

The arithmetic operations on the elements in \(GF(2^n)\) are as follows.

- Additive identity is represented as \((00 \ldots 00)\).
- Multiplicative identity is represented as \((00 \ldots 01)\).
- Addition: Due to the coefficient over \(GF(2)\), the addition operation is bitwise
Chapter 2 Mathematical Background

exclusive OR. Suppose \( a = (a_{n-1}a_{n-2}...a_0) \) and \( b = (b_{n-1}b_{n-2}...b_0) \) are elements of \( GF(2^n) \), then \( a + b = c = (c_{n-1}c_{n-2}...c_0) \), where \( c_i = a_i \oplus b_i \), \( i = 0, \ldots, n-1 \).

- Multiplication: Suppose \( a = (a_{n-1}a_{n-2}...a_0) \) and \( b = (b_{n-1}b_{n-2}...b_0) \) are elements in \( GF(2^n) \) and \( f(x) = f_{n-1}x^{n-1} + f_{n-2}x^{n-2} + \cdots + f_1x + f_0 \) is the irreducible polynomial, then the product \( r = (r_{n-1}r_{n-2}...r_0) = a \times b \mod f(x) \).

- Inversion: Suppose \( a = (a_{n-1}a_{n-2}...a_0) \) is a nonzero element in \( GF(2^n) \), then there exists a unique element \( c = (c_{n-1}c_{n-2}...c_0) \) to satisfy \( c \times a = 1 \mod f(x) \).

Normal Basis

A normal basis of \( GF(2^n) \) is a basis of the form \( \{\beta, \beta^2, \beta^3, \ldots, \beta^{2^n-1}\} \), where \( \beta \in GF(2^n) \). The \( GF(2^n) \) can be expressed in the following form after a normal basis is determined:

\[
GF(2^n) = \{a_0\beta + a_1\beta^2 + \cdots + a_{n-2}\beta^{2^{n-2}} + a_{n-1}\beta^{2^{n-1}} | a_i \in \{0,1\}\},
\]
or in the bit string form:

\[
GF(2^n) = \{(a_0a_1...a_{n-2}a_{n-1}) | a_i \in \{0,1\}\}.
\]

The arithmetic operations on the elements of \( GF(2^n) \) are described in the following.

- Additive identity is represented as (00...00).

- Multiplicative identity is represented as (11...11).

- Addition: Due to the coefficients over \( GF(2) \), the addition operation is bitwise exclusive OR. Suppose \( a = (a_0a_1...a_{n-1}) \) and \( b = (b_0b_1...b_{n-1}) \) are elements of \( GF(2^n) \), then \( a + b = c = (c_0c_1...c_{n-1}) \), \( c_i = a_i \oplus b_i \), \( i = 0, \ldots, n-1 \).

- Multiplication: Suppose \( a = (a_0a_1...a_{n-1}) \) and \( b = (b_0b_1...b_{n-1}) \) are elements of \( GF(2^n) \), then
Chapter 2 Mathematical Background

\[ c = a \times b = (\sum_{i=0}^{n-1} a_i \beta^{2^i}) \times (\sum_{j=0}^{n-1} b_j \beta^{2^j}) \]
\[ = \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} a_i b_j \beta^{2^i+2^j} = \sum_{k=0}^{n-1} c_k \beta^{2^k}. \]

We can write

\[ \beta^{2^i} \beta^{2^j} = \sum_{k=0}^{n-1} \lambda_{i,j}^{(k)} \beta^{2^k} \]

Substitution yields

\[ c_k = \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} a_i b_j \lambda_{i,j}^{(k)} \] (2.1)

- Squaring: Suppose \( a = (a_0 a_1 \ldots a_{n-1}) \) is an element of \( GF(2^n) \), then

\[ a^2 = (\sum_{i=0}^{n-1} a_i \beta^{2^i})^2 = \sum_{i=0}^{n-1} a_i (\beta^{2^i})^2 = \sum_{i=0}^{n-1} a_i \beta^{2^{i+1}} = \sum_{i=0}^{n-1} a_{i-1} \beta^{2^i}. \]

The squaring is also represented in the string binary form:

\( (a_0 a_1 a_2 \ldots a_{n-1})^2 = (a_{n-1} a_0 a_1 \ldots a_{n-2}). \)

- Inversion: Suppose \( a = (a_0 a_1 \ldots a_{n-1}) \) is a nonzero element of \( GF(2^n) \), then there exists a unique element \( c = (c_0 c_1 \ldots c_{n-1}) \) to satisfy \( c \times a = 1. \)

In normal basis representation, the squaring operation is only the simple left circular shift. However, multiplication can be cumbersome in general. For some special finite fields of \( GF(2^n) \), there exist Optimal Normal Bases (ONB) to simplify the multiplication. An ONB \([34]\) is one with the minimum number of nonzero terms in Equation 2.1.

2.3 Summary

In this chapter, the concept of finite fields is introduced. Two kinds of important finite fields \( GF(p) \) and \( GF(2^n) \) are discussed, which are the mathematical fundamental related to both public-key and secret-key cryptographic algorithms. Furthermore, the two bases representations of \( GF(2^n) \), polynomial basis and normal basis, are explained. Even though the squaring in normal basis can be performed very efficiently, the arithmetic component for squaring is dedicated to a specific finite
field, which leads to lack of flexibility. Polynomial basis is chosen in this processor design, because finite fields with different parameters need to be accommodated.
Chapter 3

Cryptography

In this chapter, some basic terms used in cryptography are given. Two kinds of cryptosystems: the secret-key and public-key cryptosystems are discussed. The secret-key cryptographic algorithms: Advanced Encryption Standard (AES) and RC5, are introduced. Finally, details of public-key cryptographic algorithms focusing on Elliptic Curve Cryptography (ECC) are presented.

3.1 Terminology

Cryptography is the technique of converting data into a secret code for transmission over a public network. The original message, known as the plaintext, is converted into a coded message, called ciphertext. The process of converting from plaintext to ciphertext is called encryption, while the process of converting from ciphertext into plaintext is decryption. The theme used for encryption is called the cryptographic system or cipher. Encryption algorithms use a key, which is a binary secret number typically ranging from 40 to 256 bits in length, to control how the ciphertext is produced. At the receiving end, a key is also used to restore the plaintext. Cryptographic systems can be divided into two types according to the number of keys used. If both sender and receiver share the same key, the system is known as secret-key, symmetric-key, single-key, or conventional cryptography. Conversely, if the sender and receiver use different keys, the system is known as public-key, asymmetric-key,
or two-key cryptography. The secret-key cryptosystem can further be distinguished as block cipher and stream cipher. The block cipher processes the plaintext one block of elements at a time and produces the corresponding block of ciphertext elements. The stream cipher processes the elements of plaintext continuously and produces ciphertext one element at a time. The secret-key algorithms used in this thesis are all block ciphers.

3.2 Secret-key System

The model of secret-key cryptosystem shown in Fig. 3.1 gives the processes for encryption and decryption. The encryption algorithm can be written in the following form with plaintext $X$ and secret key $K$ as input and ciphertext $Y$ as output.

$$Y = E_K(X)$$

(3.1)

From this formula we can see that the ciphertext $Y$ is determined by both the encryption algorithm $E$ and the key $K$. Similarly, the decryption inverts the transformation using the same secret key $K$ and the corresponding decryption algorithm.

$$X = D_K(Y)$$

(3.2)
The security of the secret-key encryption depends on a strong encryption algorithm and the key size. The key is kept secret while the encryption algorithm is open. So the design of algorithm requires that the opponents cannot be able to decrypt ciphertext without knowing the secret key and to figure out the key even if they know a number of pairs of plaintext and ciphertext.

DES, AES and RC5 are three commonly used secret-key algorithms.

The main challenge in secret-key cryptosystems lies in how to have the sender and receiver share the secret key while keeping it secret without anyone else finding out. If the secret keys are in separate physical locations, a trusted third-party such as a courier, phone system, or some other transmission medium must be responsible for distributing the keys. The generation, transmission and storage of keys are called key management.

3.3 Public-key System

Whitfield Diffie and Martin Hellman introduced the concept of public-key cryptography in 1976 in order to solve the key management problem [8]. Public-key cryptosystems have two primary themes, encryption and authentication (digital signatures) as illustrated in Fig. 3.2. In the two systems, each participant gets a pair of keys, one referred to as the public key $K_U$ and the other referred to as the private key $K_R$. The public key is published, while the private key is kept secret.

The need for the sender and receiver to share secret information is eliminated; all communications involve only public keys, and no private key is ever transmitted or shared. In the encryption theme (Fig. 3.2a), the sender A uses receiver B’s public key information $K_{U_b}$ to send confidential messages which can only be decrypted with B’s private key, $K_{R_b}$. This process can be expressed as follows for the sender A:

$$Y = E_{K_{U_b}}(X)$$

(3.3)
And for the receiver B, the inverted transformation is in the following formula.

\[ X = D_{KR_B}(Y) \]  

(3.4)

In the authentication theme (Fig. 3.2b), the sender A uses his or her private key \( KR_a \) to encrypt the message sent to B and B decrypts using A's public key \( KU_a \). Because only sender A is in possession of the private key to encrypt the message \( X \), the encrypted message \( Y \) serves as the digital signature of A. This process can be expressed as follows for the sender A:

\[ Y = E_{KR_a}(X) \]  

(3.5)

For the receiver B, the inverted transformation is given in the following formula.

\[ X = D_{KU_a}(Y) \]  

(3.6)
In a public-key cryptosystem, the private key is always linked mathematically to the public key. Therefore, it is always possible to attack a public-key system by deriving the private key from the public key. Typically, the defense against this is to make the problem of deriving the private key from the public key as difficult as possible. For instance, some public-key cryptosystems are designed such that deriving the private key from the public key requires the attacker to factor a large number. In this case it is computationally infeasible to perform the derivation. This is the idea behind the RSA public-key cryptosystem.

3.4 Elliptic Curve Cryptography (ECC)

The security of the public-key cryptography depends on the trap-door one-way function. A one-way function maps a domain into a range such that every function has a unique inverse with the property that it is easy to calculate in one direction and infeasible to calculate in the other direction unless certain additional information is known. This can be summarized as the following three formulas:

1. \( Y = f_K(X) \) easy to calculate, if key \( K \) and \( X \) are known;
2. \( X = f^{-1}_K(Y) \) easy to calculate, if key \( K \) and \( Y \) are known;
3. \( X = f^{-1}_K(Y) \) infeasible, if \( Y \) is known but \( K \) is not known.

Here the private key \( K \) is the trap-door.

Since the introduction of the public-key cryptography concept, only two cryptosystems have been invented, RSA and ECC. The RSA was published in 1978 by Rivest, Shamir and Adleman \[41\]. It uses exponentiation modulo a product of two large primes to encrypt and decrypt. Its security is based on the difficulty of factoring large integers. The introduction of Elliptic Curve Cryptography (ECC) independently by Neal Koblitz \[19\] and Victor Miller \[31\] in the mid'80s has yielded a new family of analogous public-key algorithms. Although mathematically more
complex, elliptic curves appear to provide a more efficient way to leverage the discrete logarithm problem, particularly with respect to the key size.

Because a large number of elliptic curves are in use, it is necessary for an ECC processor to be able to handle different elliptic curves and the underlying fields.

The security of ECC relies on the discrete logarithm problem for the group of points on an elliptic curve defined over a finite field. The main advantage of ECC over systems based on the multiplicative group is the absence of a sub-exponential-time algorithm for solving the underlying hard mathematical problem in ECC, i.e. the Elliptic Curve Discrete Logarithm Problem (ECDLP). Consequently, a significantly smaller parameter can be used in ECC while maintaining the equivalent levels of security. It results in a smaller key size, bandwidth, and electrical power, and is especially attractive in applications where computational power and space are constrained, such as smart cards and wireless devices.

Good overviews of elliptic curve cryptography can be further found in [28, 20]

3.5 Elliptic Curves over Finite Fields

Elliptic curve cryptography is based on elliptic curves over finite fields. Two types of finite fields have been introduced in Section 2.2, Chapter 2. The Weierstrass equations for elliptic curves defined on these two fields $GF(p)$ and $GF(2^n)$ are described in the following subsections, respectively.

3.5.1 Elliptic Curves over $GF(p)$

The elliptic curves over $GF(p)$ (where $p$ is an odd prime and $p > 3$) is defined by the equation

$$y^2 = x^3 + ax + b$$

where the parameters $a, b \in GF(p)$ and $4a^3 + 27b^2 \neq 0 \pmod{p}$. The set of solutions (or points) $P = (x_p, y_p)$ where $x_p, y_p \in GF(p)$, together with a special point $O$ (called
the point at infinity) constitute the set $E_P(a, b)$. A finite abelian group $(E_P(a, b), +)$ is defined on the set $E_P(a, b)$ with the $O$ acting as its additive identity. According to the rule of abelian group, the addition operation in $E_P(a, b)$ for all points $P, Q \in E_P(a, b)$ in affine coordinate is as follows.

1. $P + O = O + P = P$

2. If $P = (x_p, y_p)$, then $P + (x_p, -y_p) = O$. The point $-P = (x_p, -y_p)$ is called the negative of $P$

3. If $P = (x_P, y_P)$ and $Q = (x_Q, y_Q)$ and $P \neq \pm Q$, then $R = P + Q = (x_R, y_R)$, where
   \begin{align*}
   x_R &= (\lambda^2 - x_p - x_Q) \pmod{p} \\
   y_R &= (\lambda(x_p - x_R) - y_P) \pmod{p}
   \end{align*}
   (3.8)
   (3.9)
   where $\lambda = \left(\frac{x_Q - x_P}{y_Q - y_P}\right) \pmod{p}$.

4. If $P = (x_P, y_P)$, then $R = P + P = 2P = (x_R, y_R)$, where
   \begin{align*}
   x_R &= (\lambda^2 - x_p - x_Q) \pmod{p} \\
   y_R &= (\lambda(x_p - x_R) - y_P) \pmod{p}
   \end{align*}
   (3.10)
   (3.11)
   where $\lambda = \left(\frac{x_Q^2 + a}{2y_P}\right) \pmod{p}$. This operation is referred to as the doubling of a point.

5. Scalar multiplication (or point multiplication) $kP$ is defined as repeated addition of $P$ to itself $k$ times.

### 3.5.2 Elliptic Curves over $GF(2^n)$

Elliptic curves over $GF(2^n)$ are defined by the equation
\begin{equation}
    y^2 + xy = x^3 + ax^2 + b
\end{equation}
(3.12)
Chapter 3 Cryptography

where the parameters $a, b \in GF(2^n)$. The set of solutions (or points) $P = (x_p, y_p)$ where $x_p, y_p \in GF(2^n)$ together with a special point $O$ called the point at infinity constitute the set $E_{2^n}(a, b)$. A finite abelian group $(E_{2^n}(a, b), +)$ is defined on the set $E_{2^n}(a, b)$ with the point at infinity $O$ acting as its additive identity. According to the rule of abelian group, the addition operation in $E_{2^n}(a, b)$ for all points $P, Q \in E_{2^n}(a, b)$ in affine coordinate is as follows.

1. $P + O = O + P = P$.
2. If $P = (x_p, y_p)$, then $P + (x_p, x_p + y_p) = O$. The point $-P = (x_p, x_p + y_p)$ is called the negative of $P$.
3. If $P = (x_P, y_P)$ and $Q = (x_Q, y_Q)$ and $P \neq \pm Q$, then $R = P + Q = (x_R, y_R)$, where
   \begin{align*}
x_R &= \lambda^2 + \lambda + x_P + x_Q + a \\
y_R &= \lambda(x_P + x_R) + x_R + y_P
   \end{align*}
   (3.13)
   (3.14)
   where $\lambda = \frac{3y_Q + 2x_Q}{2z_Q}$.
4. If $P = (x_P, y_P)$, then $R = P + P = 2P = (x_R, y_R)$, where
   \begin{align*}
x_R &= \lambda^2 + \lambda + a \\
y_R &= \lambda(x_P + x_R) + x_R + y_P
   \end{align*}
   (3.15)
   (3.16)
   where $\lambda = (x_P + \frac{2y_P}{x_P})$. This operation is referred to as the doubling of a point.
5. Scalar multiplication (or point multiplication) $kP$ is defined as repeated addition of $P$ to itself $k$ times.

3.6 ECC Domain Parameters

Some definitions are required before the introduction of ECC domain parameters. The order of a point $P$ on an elliptic curve is the smallest positive integer $r$ such
that \( rP = O \). \( kP = lP \) if and only if \( k = l \mod r \) and \( k, l \in \mathbb{Z}_n \). The number of points of \( E(GF(q)) \), denoted by \( \#E(GF(q)) \), is known as the curve order of the curve. Hasse's theorem states that \( \#E(GF(q)) = q + 1 - t \), where \( |t| \leq 2\sqrt{q} \). ECC domain parameters over \( GF(q) \) are a septuple:

\[
T = (q, FR, a, b, G, n, h)
\]

where \( q \) specifies a prime power \( (q = p \) or \( q = 2^m \), here \( m \) is denoted to distinguish the power of \( m \) from the ECC domain parameter \( n \); \( FR \) (field representation) indicates the method used for representing field elements in \( GF(q) \); two field elements \( a \) and \( b \in GF(q) \) specify the equation of the elliptic curve \( E \) over \( GF(q) \); \( G = (x_G, y_G) \in E_q(a, b) \) is the base point on \( E(GF(q)) \); the prime number \( n \) is the order of \( G \) and the integer \( h \) is the cofactor \( h = \#E(GF(q))/n \). The ECC key length is defined to be the bit-length of \( n \), because \( n \) is the primary security parameter.

### 3.7 Key Generation

An entity A's public and private key pair is associated with a particular set of elliptic curve domain parameters \( (q, FR, a, b, G, n, h) \). To generate a key pair, entity A does the following:

1. Select a random or pseudo-random integer \( d \) in the interval \([1, n-1]\).

2. Compute \( Q = dG \).

3. A's public key is a point \( Q \) in \( E_q(a, b) \) and A's private key is an integer \( d \).

### 3.8 Elliptic Curve Protocols

Elliptic curve Diffie-Hellman (ECDH), the Elliptic Curve Digital Signature Algorithm (ECDSA) and the Elliptic Curve Authenticated Encryption Scheme (ECAES)
are three fundamental protocols based on elliptic curves. The ECDH is the elliptic
curve analog of Diffie-Hellman key exchange; the ECDSA is the elliptic version of
the DSA proposed by Scott Vanstone [52] in 1992; and the ECAES is a variant of
the ElGamal public-key encryption theme proposed by Abdalla, Bellare and Rog-
away [1] in 1999. Only the simple ECDH is described here and relevant references
can be referred to for other protocols. Assume participants A and B share the same
domain parameters $D = (q, FR, a, b, G, n, h)$. The key exchange between A and B
can be accomplished as follows:

1. A selects its private key $d_A$ and generates a public key $Q_A$ according to key
generation procedure.

2. B selects its private key $d_B$ and generates a public key $Q_B$ according to key
generation procedure.

3. A computes $P_A = d_AQ_B = (x_A, y_A)$ and B computes $P_B = d_BQ_A = (x_B, y_B)$.

4. Check that $P_A \neq O$, $P_B \neq O$.

5. The shared secret value is $k = x_A = x_B$.

3.9 AES Algorithm

The Advanced Encryption Standard (AES) [49, 35] is the new information protection
standard defined by the US National Institute for Security Technologies (NIST) to
replace the previous Data Encryption Standard (DES) to protect certain levels of
federal information and communications. In 1997, NIST called for a new AES
algorithm. The Rijndael algorithm was selected as the finalist and published in

AES performs four operations on a 128-bit block of data for a certain number
of repetitions. All the intermediate results of the 128-bit block as well as the input
and the output block are called states. The most intuitive way to understand AES operation is to picture each state as a $4 \times 4$ matrix of bytes which are filled in the matrix column by column from the most significant byte (indexed as 0) to the least significant byte (indexed as F). At each stage of the transformation between plaintext and ciphertext, the block of data is transformed from its current state to the next new state, depending on which operation is used. The four operations are SubBytes, ShiftRows, MixColumns and AddRoundKey.

The SubBytes operation is a nonlinear substitution that performs on each byte of the state using a substitution table (S-box) which contains a permutation of all possible 256 8-bit values. The inverse of this operation, InvSubBytes, consists of applying the inverse of the affine transformation followed by taking the same multiplicative inverse in $GF(2^8)$.

The ShiftRows operation (Fig. 3.3) is the cyclic shifting of each row of the state to the left over different numbers of bytes (offsets) on encryption, while the InvShiftRows shifts to the right on decryption.

The MixColumns operation treats each column of the state as a four-term polynomial over $GF(2^8)$ and transforms each column to a new one by multiplying it with a constant polynomial $a(x) = \{03\}x^3 + \{01\}x^2 + \{01\}x + \{02\}$ modulo
\[ b(x) = a^{-1}(x) = \{0B\}x^3 + \{0D\}x^2 + \{09\}x + \{0E\} \mod x^4 + 1. \]

The inverse MixColumns operation is a multiplication of each column with the polynomial \( b(x) = a^{-1}(x) = \{0B\}x^3 + \{0D\}x^2 + \{09\}x + \{0E\} \mod x^4 + 1. \) The transformation can also be written in the following matrix multiplication given a 32-bit input word \( w = w_3w_2w_1w_0 \) where each \( w_i \) has eight bits.

\[
\begin{bmatrix}
02 & 03 & 01 & 01 \\
01 & 02 & 03 & 01 \\
01 & 01 & 02 & 03 \\
03 & 01 & 01 & 02 \\
\end{bmatrix} \begin{bmatrix}
w_3 \\
w_2 \\
w_1 \\
w_0 \\
\end{bmatrix} = \begin{bmatrix}
w'_3 \\
w'_2 \\
w'_1 \\
w'_0 \\
\end{bmatrix}
\]

\[ (3.18) \]

The AddRoundKey operation is a simple logical XOR of the current state with a round key that is generated by the key expansion. The XOR operation is its own inverse.

---

In the key expansion algorithm, the initial \( N_k \)-word key corresponds to the cipher key and all subsequent \( N_k \)-word keys are derived recursively from their respective predecessors [49, 35]. \( N_k \) is the number of 32-bit words comprising the cipher key, which can be 4, 6 or 8. The same serial \( N_k \)-word keys are used in reverse order for decryption and all these keys can be derived from the last round of the key expansion algorithm.
3.10 RC5 Algorithm

RC5 [49, 42, 17] is a fast block cipher designed by Ronald Rivest in 1994. The easy implementation and the security of heavily using data-dependent rotations and the mixture of different operations make it widely adopted in the area requiring high level strength for bulk encryption, such as wireless communications. A particular RC5 is exactly designated as RC5-w/r/b, where the variable parameters \( w, r, b \) denote the word size (in bits), the number of rounds and the length of secret key (in bytes), respectively. The allowable values of \( w \) are 16, 32 and 64; the allowable values of \( r \) and \( b \) range from 0 to 255. RC5-32/12/16 is commonly chosen.

There are three routines in RC5: key expansion, encryption, and decryption. These routines use three primitive operations (and their inverses): words addition modulo \( 2^w \) (\( w \) is the word size parameter), bitwise XOR, and data-dependent left rotation of \( x \) by \( y \) denoted by \( x \ll < y \). Note that only the \( \log_2(w) \) low-order bits of \( y \) affect this rotation. In the key-expansion routine, the user-provided secret key is expanded to fill a key table whose size depends on the number of rounds. The key table is then used in both encryption and decryption. The decryption follows the same scheme as encryption except that it requires words subtraction and rotation to the right. The description of the encryption algorithm is given in the following [42].
Chapter 3 Cryptography

**Input**: Plaintext \{A, B\}, secret key array \(S[0], \ldots, S[2r], S[2r + 1]\)

**Output**: Ciphertext \{A, B\}

\[
A = A + S[0] \\
B = B + S[1]
\]

for \(i = 1\) to \(r\) do

\[
A = ((A \oplus B) \ll B) + S[2i] \\
B = ((B \oplus A) \ll A) + S[2i + 1]
\]

**Algorithm 1**: RC5 encryption algorithm

RC5 subkey generation is quite complex which generates a subkey array \(S\) of \(t = 2r + 2\) words from \(b\)-byte secret key \(K\). This includes three algorithm steps. First, the secret key array \(K[0, \ldots, b-1]\) in byte is copied into an array \(L[0, \ldots, c-1]\) in length of \(c = \lceil b/u \rceil\) words where \(u = w/8\) is the number of bytes/word. Second, array \(S\) is initialized using an arithmetic progress modulo \(2^w\) determined by the predefined magic constants \(P_w\) and \(Q_w\). At last, a mix in the secret key in three passes over the arrays \(S\) and \(L\) is performed as follows [42].

\[
i = j = X = Y = 0 \\
\text{Do } 3* \max\{2r + 2, c\} \text{ times:} \\
X = S[i] = (S[i] + X + Y) \ll 3 \\
i = (i + 1) \mod t \\
Y = L[j] = (L[j] + X + Y) \ll (X + Y) \\
j = (j + 1) \mod c
\]
3.11 Comparison between Public-key and Secret-key Cryptosystems

In this section, the advantages and disadvantages between public-key and secret-key cryptosystems are summarized. The advantages of public-key cryptosystem over secret-key cryptosystem are as follows:

1. Public-key cryptography has increased security and convenience since private keys never need to be transmitted or revealed to anyone. In a secret-key cryptosystem, by contrast, the secret keys must be transmitted.

2. Public-key cryptosystems can provide digital signatures that cannot be repudiated.

The disadvantages of public-key cryptosystem are listed as follows:

1. Many secret-key encryption algorithms are significantly faster than any currently available public-key encryption algorithm.

2. Public-key cryptography may be vulnerable to impersonation, even if users' private keys are not available.

In general, public-key cryptography is best suited for an open multi-user environment. It is not meant to replace secret-key cryptography, but rather to supplement it and to make it more secure. For efficiency reasons, a hybrid cryptosystem is used in practice; a key is exchanged using a public-key cipher, and the rest of the communication is encrypted using a secret-key algorithm.

3.12 Summary

In this chapter, an overview of public-key and secret-key cryptography is presented. The public-key Elliptic Curve Cryptography (ECC) and secret-key algorithms of
Chapter 3

Cryptography

AES and RC5 are discussed. These three algorithms are implemented in the proposed crypto-processor in this thesis. In the final section, comparisons between public-key and secret-key cryptography are given.
Chapter 4

The Cryptographic Processor

Architecture

In this chapter, the algorithms used in the ECC are introduced, and the architecture of the processor with corresponding instruction set is described. The performance evaluation and comparison are given finally.

The implementation of ECC is more complicated than secret-key cryptosystems such as AES and RC5. So a majority of the work in this thesis focuses on the ECC design. In ECC, the computation of scalar multiplication $kP$ involves three different levels:

- Selection of scalar multiplication algorithms. These algorithms include the double-and-add method using binary representation of $k$, addition-subtraction method using nonadjacent form of $k$, and Montgomery scalar multiplication. Montgomery scalar multiplication is a fast algorithm only for $GF(2^n)$.

- Elliptic arithmetics in different coordinate representations. These coordinates include affine coordinates, projective coordinates, Jacobian coordinates used in both $GF(p)$ and $GF(2^n)$ and López-Dahab [28] projective coordinates used only in $GF(2^n)$, etc. Different coordinate representations lead to different formulae for point addition and point doubling.
Field arithmetics. These include the basis selection, multiplier and squaring design, etc. In this thesis, the dual-field multipliers based on Montgomery multiplication are designed, which can perform multiplications both in $GF(p)$ and $GF(2^n)$ using polynomial bases. Furthermore, this multiplier design has been extended to implement four independent multiplications over $GF(2^8)$ used in the secret-key cryptosystems such as AES.

In this thesis, algorithm combinations between selection of fast scalar multiplication algorithms and selection of coordinate representations are made in order to arrive at the best solution. Due to the different characteristics of $GF(p)$ and $GF(2^n)$, the combinations are chosen separately. For $GF(p)$, an addition-subtraction method using the NonAdjacent Form (NAF) of $k$ in Jacobian projectives is chosen. For $GF(2^n)$, Montgomery scalar multiplication algorithm in projective coordinates is selected. In the finite field arithmetic level, the multiplication over $GF(p)$ and $GF(2^n)$ are unified using Montgomery multiplication algorithm.

In the following first two sections, the elliptic arithmetic over $GF(p)$ of point addition and point doubling in modified Jacobian coordinates, and scalar multiplication using NAF are introduced. The Montgomery scalar multiplication algorithm over $GF(2^n)$ in projective coordinates is described in the third section. Due to simple formulae for point addition and point doubling, the two parts are described in one section. In Section 4.4, the details of Montgomery multiplication algorithm over both $GF(p)$ and $GF(2^n)$ are introduced. In Section 4.5, the overall architecture of the processor is proposed and the details of important common components are described. Finally, the instruction set is given and the corresponding programs for AES, RC5, and multiplication in $GF(p)$ are listed respectively. In Section 4.6 and Section 4.7, the performance evaluation and comparison are given.
4.1 Coordinate Representation of Elliptic Curves over $GF(p)$

Since inversions are more expensive relative to multiplications, it is more efficient to represent points in projective coordinates. The inversion operation is traded for more multiplications and other less expensive finite field operations.

Several projective themes in $GF(p)$ are described in [7]. Table 4.1 compares the themes for addition and doubling with respect to the number of multiplications $\mathcal{M}$ and squarings $\mathcal{S}$ in the underlying finite field. The inexpensive field addition operation is omitted. In this thesis, the modified Jacobian projective coordinates are chosen due to their fastest doubling operation. They are represented internally as the quadruple $(X, Y, Z, aZ^4)$. The formulae of addition and doubling in the modified Jacobian projectives are given as follows [7].

Let $P = (X_1, Y_1, Z_1, aZ_1^4)$, $Q = (X_2, Y_2, Z_2, aZ_2^4)$, and $R = P + Q = (X_3, Y_3, Z_3, aZ_3^4)$. The addition formulae of $R = P + Q$ ($P \neq \pm Q$) are the following:

\begin{align*}
U_1 &= X_1 \cdot Z_2^2, & S_2 &= Y_2 \cdot Z_1^3, & X_3 &= -H^3 - 2U_1 \cdot H^2 + r^2, \\
U_2 &= X_2 \cdot Z_1^3, & H &= U_2 - U_1, & Y_3 &= -S_2 \cdot H^3 + r(U_1 \cdot H^2 - X_3), \\
S_1 &= Y_1 \cdot Z_2^2, & r &= S_2 - S_1, & Z_3 &= Z_1 \cdot Z_2 \cdot H, & aZ_3^4 &= aZ_1^4.
\end{align*}

Table 4.1: Projective coordinate representations over $GF(p)$
The doubling formulae of $R = 2P$ are the following:

\[
S = 4X_1 \cdot Y_1^2,
X_3 = -2S + M^2,
U = 8Y_1^4,
Y_3 = M \cdot (S - X_3) - U,
M = 3X_1^2 + (aZ_1^4),
Z_3 = 2Y_1 \cdot Z_1, \ aZ_3^4 = 2U \cdot (aZ_1^4).
\]

### 4.2 Elliptic Scalar Multiplication over $GF(p)$

There are several methods known to compute $kP$. The basic method is the binary double-and-add method [30, 49] which requires $k$ doublings and $k/2$ addition on average. The addition-subtraction method requires only $k/3$ additions on average with the same number of doubling [48]. It is based on NonAdjacent Form (NAF or sparse signed-digit representation) of the coefficient $k$ where the redundant binary representation using \{-1, 0, 1\} is allowed. It is known that every integer has a unique NAF with the property that no two consecutive coefficients are nonzero. Also, the NAF has the minimum number of nonzero coefficients among all signed-digit representations, $k/3$ on average. Here gives an example of NAF:

\[
\text{NAF}(29) = (1, 0, 0, -1, 0, 1), \ \text{and} \ 29 = 32 - 4 + 1. \tag{4.1}
\]

The NAF of an integer is at most one bit longer than its binary expansion. The addition-subtraction method requires bit conversion left-to-right. An optimal NAF algorithm converted from the most significant bit is listed in Algorithm 2 [16].

**Input:** $(e_t, e_{t-1}, \ldots, e_1, e_0)$

**Output:** $(d_t, d_{t-1}, \ldots, d_0)$

\[
b_t \leftarrow 0; \ e_t \leftarrow 0; \ e_{t-1} \leftarrow 0; \ e_{t-2} \leftarrow 0;
\]

**for** $i=t$ **down to** 0 **do**

\[
b_{i-1} \leftarrow [(b_i + e_{i-1} + e_{i-2})/2];
\]

\[
d_i \leftarrow e_i + b_{i-1} - 2b_i;
\]

**end**

**Algorithm 2:** Left-to-right NAF
This algorithm can also be expressed as in Table 4.2 (X stands for don’t care) [16]. Based on this table, a simple hardware speeding-up of NAF is proposed in [16]. $d_i \{d_i \in \{0, 1, \overline{1}\}\}$ can be encoded with two one-bit variables $\{d_R, d_L\}$. Let $\{0 \rightarrow (X, 0)_2; 1 \rightarrow (0, 1)_2; -1 \rightarrow (1, 1)_2\}$, and after simple logic reduction, $b_{l-1}, d_R$, and $d_L$ can be expressed as follows.

\[
\begin{align*}
    b_{l-1} &= \overline{b_l} \cdot r_{l-1} \cdot r_{l-2} + b_l \cdot r_{l-1} + b_l \cdot r_{l-2} \\
    d_R &= b_l \\
    d_L &= \overline{b_l} \cdot r_{l-1} \cdot r_{l-2} + b_l \cdot r_l + b_l \cdot \overline{r_l} + b_l \cdot \overline{r_{l-1}} \cdot \overline{r_{l-2}}
\end{align*}
\]

The logic diagram based on this equation is illustrated in Fig. 4.1. Initially, the shift-left registers $\{r, r_{l-1}, r_{l-2}\}$ are loaded with $\{0, r_{m-1}, r_{m-2}\}$ and the latch is reset to logic “0”. At the end of each iteration, the output $d_R$ and $d_L$ are used to decide the value of the encoded $d_i$.

![Logic Diagram](#)

Figure 4.1: Hardware speeding-up of NAF

Given the NAF of $n = \sum_{i=0}^{t} d_i 2^i$, the elliptic scalar multiplication $Q = nP$ is performed as follows [28, 48].
4.3 Elliptic Scalar Multiplication over $GF(2^n)$

A new scalar multiplication algorithm that was first proposed by Montgomery [33] and then modified by López and Dahab [27] proves to be the best algorithm for elliptic scalar multiplication in $GF(2^n)$. It is based on the binary expansion of $k$ and the observation that the x-coordinate of the sum of two points whose difference is known can be computed in terms of the x-coordinates of the involved points. It

<table>
<thead>
<tr>
<th>$b_i$</th>
<th>$r_i$</th>
<th>$r_{i-1}$</th>
<th>$r_{i-2}$</th>
<th>$b_{i-1}$</th>
<th>$d_i$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 4.2: Left-to-right NAF

Input: An integer $k = (d_t, d_{t-1}, \ldots, d_0)$, and a point $P \in E(GF(q))$

Output: $Q = kP \in E(GF(q))$

Set $Q \leftarrow O$

for $i = t-1$ down to 0 do

Set $Q \leftarrow 2Q$

if $e_i = 1$ then

Set $Q \leftarrow Q + P$

end

if $e_i = -1$ then

Set $Q \leftarrow Q - P$

end

Algorithm 3: Addition-subtraction method using NAF
can be expressed in Algorithm 4.

**Input:** An integer \( k > 0 \), and a point \( P \in E(\mathbb{F}(2^n)) \)

**Output:** \( Q = kP \in E(\mathbb{F}(2^n)) \)

Set \( k \leftarrow (k_{t-1}, k_{t-2}, \ldots, k_1, k_0)_2 \);

Set \( P_1 \leftarrow P, P_2 \leftarrow 2P \);

for \( i=t-2 \) down to \( 0 \) do

    if \( k_i = 1 \) then
        Set \( P_1 \leftarrow P_1 + P_2, P_2 \leftarrow 2P_2 \);
    else
        Set \( P_2 \leftarrow P_1 + P_2, P_1 \leftarrow 2P_1 \);
    end

end

\( Q \leftarrow P_1 \);

**Algorithm 4:** The basic Montgomery scalar multiplication

As in \( \mathbb{F}(p) \), projective coordinates \((X, Y, Z)\) are represented in order to avoid expensive inversions by \( x=X/Z \) and \( y=Y/Z \) from affine coordinates \((x, y)\). The Montgomery scalar multiplication in projective coordinates is listed in Algorithm 5.
Chapter 4  The Cryptographic Processor Architecture

Input: An integer \( k \geq 0 \), and a point \( P \in E(GF(2^n)) \)

Output: \( Q = kP \in E(GF(2^n)) \)

if \( k=0 \) or \( x=0 \) then
    output \((0,0)\) and stop;
end

Set \( k \leftarrow (k_{t-1}, k_{t-2}, \ldots, k_1, k_0) \);

Set \( X_1 \leftarrow x, Z_1 \leftarrow 1, X_2 \leftarrow x_4 + b, Z_2 \leftarrow x^2 \);

for \( i=t-2 \) down to \( 0 \) do
    if \( k_i = 1 \) then
        \[ Z_3 \leftarrow (x_1 \cdot Z_2 + X_2 \cdot Z_1)^2, X_3 \leftarrow x \cdot Z_3 + (X_1 \cdot Z_2) \cdot (X_2 \cdot Z_1) \; ; \]
        \[ Z_4 \leftarrow Z_2^2 \cdot X_2^2, X_4 \leftarrow X_4^3 + b \cdot Z_4^3 \; ; \]
        \[ Z_1 \leftarrow Z_3, X_1 \leftarrow X_3, Z_2 \leftarrow Z_4, X_2 \leftarrow X_4 \; ; \]
    else
        \[ Z_3 \leftarrow (x_1 \cdot Z_2 + X_2 \cdot Z_1)^2, X_3 \leftarrow x \cdot Z_3 + (X_1 \cdot Z_2) \cdot (X_2 \cdot Z_1) \; ; \]
        \[ Z_4 \leftarrow Z_1^2 \cdot X_1^2, X_4 \leftarrow X_4^3 + b \cdot Z_4^3 \; ; \]
        \[ Z_1 \leftarrow Z_4, X_1 \leftarrow X_4, Z_2 \leftarrow Z_5, X_2 \leftarrow X_5 \; ; \]
    end
end

return(The affine coordinates converted from projective coordinates of \( Q \)) ;

Algorithm 5: The Montgomery scalar multiplication algorithm using projective coordinates

The \( y \)-coordinates of \( kP \) can be computed from the \( x \)-coordinates of points involved in the last iteration in Algorithm 5, which is shown as follows.

\[
\text{if } Z_1 = 0 \text{ then output } (0, 0) \\
\text{if } Z_2 = 0 \text{ then output } (x, x + y) \\
\frac{x_k}{Z_1} = X_1/Z_1 \\
y_k = \frac{(X_1/Z_1 + x) \cdot (X_2/Z_2 + x) + x^2 + y}{x}
\]

Using projective coordinates, Montgomery scalar multiplication requires \( 6 \lfloor \log_2(k) \rfloor + 36 \)
9 multiplications, $5\lfloor \log_2(k) \rfloor + 3$ squarings, $3\lfloor \log_2(k) \rfloor + 7$ additions and 1 multiplicative inverse.

## 4.4 Montgomery Multiplication

Montgomery multiplication was first proposed by Montgomery in 1985 [32], as an efficient method for doing modular multiplication in prime fields $GF(p)$. This method was extended to the binary finite field $GF(2^m)$ by Koç and Acar in [21]. Several papers [12, 43, 9] have explored the similarity of hardware design between Montgomery multiplications in $GF(p)$ and $GF(2^m)$ and proposed unified or dual-field multipliers based on the Montgomery multiplication algorithm.

### 4.4.1 Montgomery Multiplication over $GF(p)$

Given two integers $A$ and $B$, and the prime number $p$, the Montgomery multiplication algorithm in $GF(p)$ computes

$$ C = MonMul(A, B) = A \cdot B \cdot R^{-1} \pmod{p} \quad (4.2) $$

where $R = 2^m$ and $0 \leq A, B < p < R$ and $p$ is an $m$-bit number. Before using Montgomery multiplication, the field element should be transformed into Montgomery domain by using the formula $\tilde{A} = A \cdot R \pmod{p}$ for $A \in GF(p)$. For any two elements in the Montgomery domain $\tilde{A}$ and $\tilde{B}$, the result using equation 4.2 is still in the Montgomery domain.

$$ \tilde{C} = \tilde{A} \cdot \tilde{B} \cdot R^{-1} \pmod{p} = (A \cdot R) \cdot (B \cdot R) \cdot R^{-1} = C \cdot R \pmod{p} \quad (4.3) $$

The transformation operations between the two domains can be performed using the $\text{MonMul}$ function as follows.

$$ \tilde{A} = MonMul(A, R^2) = A \cdot R^2 \cdot R^{-1} = A \cdot R \pmod{p} \quad (4.4) $$

$$ C = MonMul(\tilde{C}, 1) = C \cdot R \cdot R^{-1} = C \pmod{p} \quad (4.5) $$
The key idea of the Montgomery multiplication algorithm is to add an appropriate multiple of \( p \) to make the lowest \( m \) bits of \( A \cdot B \) equal to 0. The addition operation does not influence the equation 4.2 due to its modulo \( p \) arithmetic. In the following, we assume that the operation numbers have already been transformed to Montgomery domain and the overlines are omitted. For Montgomery reduction algorithm, an additional value \( N' \) is needed which satisfies the property \( R \cdot R^{-1} - N \cdot N' = 1 \). The integer \( R^{-1} \) and \( N' \) can be computed by the extended Euclidean algorithm.

The Montgomery multiplication algorithm is given below:

**Input:** \( A, B, p \) (\( 0 \leq A, B \leq p \))

**Output:** \( C = AB \cdot 2^{-m} \mod p \)

1. \( T = A \cdot B \);
2. \( M = T \cdot N' \mod 2^m ; \)
3. \( C = (T + M \cdot p)/2^m ; \)
4. if \( C \geq p \) then \( C = C - p \);

For multiple-precision multiplication, the operands of \( m \)-bit length should be divided into \( s \) blocks of words (\( m = s \times w \)) in the form as \( A = (a_{s-1}, \ldots, a_1, a_0) \), where \( w \) is the word size. This can also be expressed as follows:

\[
A = a_{s-1} \cdot 2^{w(s-1)} + \ldots + a_1 \cdot 2^w + a_0 \tag{4.6}
\]

If one operand is in multiple-precision, while other operands are still in full-precision, the Montgomery multiplication algorithm is shown as Algorithm 6. In this algorithm, the division of \( 2^w \) is trivial because the least significant word of the dividend is zero. This can be proved by the following argument:

\[
c_0 + a_i b_0 + t_i p \mod 2^w \\
= c_0 + a_i b_0 + (c_0 + a_i b_0)(-p^{-1}) \mod 2^w \\
= c_0 + a_i b_0 - (c_0 + a_i b_0) \mod 2^w \\
= 0
\]

38
Chapter 4  The Cryptographic Processor Architecture

Input: \( A = (a_{s-1}, \ldots, a_i, a_0), B, p, q = -p^{-1} \mod 2^w = -p_0^{-1} \mod 2^w \)
Output: \( C = AB2^{-m} \mod p \)
\( C = 0; \)
for \( i = 0 \) to \( s-1 \) do
\( t_i = (c_0 + a_i b_0)q \mod 2^w; \)
\( C = (C + a_i B + t_i p)/2^w; \)
end
if \( (C \geq p) \) then
\( C = C - p; \)
end

Algorithm 6: Word level full precision Montgomery multiplication

If all the operands are in multiple-precision form, the Montgomery multiplication is listed in Algorithm 7 based on the Coarsely Integrated Operand Scanning (CIOS) Method [22].
Chapter 4  The Cryptographic Processor Architecture

Input: $A = (a_{s-1}, \ldots, a_1, a_0)$, $B = (b_{s-1}, \ldots, b_1, b_0)$, $p = (p_{s-1}, \ldots, p_1, p_0)$,

$$q = -p_0^{-1} \mod 2^n$$

Output: $t = AB2^{-m} \mod p$

for $i=0$ to $s-1$ do

$C = 0$ ;

for $j=0$ to $s-1$ do

$(C, S) = t[j] + a[j] \times b[j] + C$ ;

$t[j] = S$ ;

end

$(C, S) = t[s] + C$; $t[s] = S$ ;

$m = t[0] \times q \mod 2^n$ ;

for $j=0$ to $s-1$ do

$(C, S) = t[j] + m \times p[j] + C$ ;

if $j \neq 0$ then

$t[j - 1] = S$ ;

end

end

$(C, S) = t[s] + C$ ;

$t[s - 1] = S$; $t[s] = C$ ;

if $t > p$ then

$t = t - p$;

end

end

Algorithm 7: Word level word level Montgomery multiplication over $GF(p)$

40
Chapter 4  The Cryptographic Processor Architecture

Input: $A = (a_{s-1}, \ldots, a_1, a_0)$, $p = (p_{s-1}, \ldots, p_1, p_0)$, $q = -p_0^{-1} \mod 2^w$

Output: $t = AB2^{-m} \mod p$

for $i=0$ to $s-1$ do
  $C = 0$
  $(C, S) = t[i] + a[i] \times a[i] + C$; $t[i] = S$
  for $j=i+1$ to $s-1$ do
    $(C, S) = t[j] + 2 \times a[j] \times a[i] + C$; $t[j] = S$
  end
  $(C, S) = t[s] + C$
  $m = t[0] \times q \mod 2^w$
  for $j=0$ to $s-1$ do
    $(C, S) = t[j] + m \times p[j] + C$
    if $j \neq 0$ then
      $t[j-1] = S$
    end
  end
  $(C, S) = t[s] + C$
  $t[s-1] = S$; $t[s] = C$
  if $t > p$ then
    $t = t - p$
  end
end

Algorithm 8: Montgomery squaring over $GF(p)$

4.4.2 Montgomery Multiplication over $GF(2^n)$

The Montgomery multiplication in $GF(2^n)$ using the polynomial basis is very similar to the one in $GF(p)$ [22]. The Montgomery multiplication of $A(x)$ and $B(x)$ with product $C(x)$ is given as

$$C(x) = A(x) \cdot B(x) \cdot R(x)^{-1} \ (mod \ p(x))$$  \hspace{1cm} (4.7)
where $R(x) = x^n$ instead of $R = 2^n$ as compared with equation 4.2. Furthermore, the representation of the elements of $GF(p)$ and $GF(2^n)$ are the same. An example in [44] is given as follows.

The elements of $GF(7)$ for $p = 7$ and the elements of $GF(2^3)$ for $p(x) = x^3 + x + 1$ are represented as $GF(7) = \{000, 001, 010, 011, 100, 101, 110\}$ and $GF(2^3) = \{000, 001, 010, 011, 100, 101, 110, 111\}$, respectively.

Similarly, the domain transformations are required: before Montgomery multiplication, the operands should be transformed into Montgomery domain and the computing result should be transformed back. The transformations are accomplished as follows:

\[
\begin{align*}
\hat{A} &= MolMul(A, R^2) = A(x) \cdot R^2(x) \cdot R^{-1}(x) = A(x) \cdot B(x) \pmod{p(x)} \\
\hat{B} &= MolMul(B, R^2) = B(x) \cdot R^2(x) \cdot R^{-1}(x) = A(x) \cdot B(x) \pmod{p(x)} \\
\hat{C} &= MolMul(C, 1) = C(x) \cdot R(x) \cdot R^{-1}(x) = C(x) \pmod{p(x)}
\end{align*}
\]

However, the operations in $GF(2^n)$ are much simpler without considering carry propagations.

The multiple-precision Montgomery multiplication algorithm for multiplication and squaring can be written based on the Coarsely Integrated Operand Scanning (CIOS) Method [22] as follows:
Chapter 4  THE CRYPTOGRAPHIC PROCESSOR ARCHITECTURE

**Input:** $A(x) = (a_{s-1}, \ldots, a_1, a_0)$, $B(x) = (b_{s-1}, \ldots, b_1, b_0)$,
$P(x) = (p_{s-1}, \ldots, p_1, p_0)$, $q(x) = p(x)^{-1} \mod x^w = p_0(x)^{-1} \mod x^w$

**Output:** $t(x) = A(x)B(x) \mod p(x)$

**Algorithm 9:** Montgomery multiplication over $GF(2^n)$

\begin{align*}
\text{for } i=0 \text{ to } s-1 \text{ do } & \\
& C = 0 ; \\
& \text{for } j=0 \text{ to } s-1 \text{ do } \\
& \quad (C, S) = t[j] + a[j] \times b[j] + C; t[j] = S ; \\
& \text{end} \\
& (C, S) = t[s] + C ; \\
& m = t[0] \times n'[0] \mod x^w ; \\
& \text{for } j=0 \text{ to } s-1 \text{ do } \\
& \quad (C, S) = t[j] + m \times n[j] + C ; \\
& \text{if } j \neq 0 \text{ then } \\
& \quad t[j - 1] = S ; \\
& \text{end} \\
& \text{end} \\
& (C, S) = t[s] + C ; \\
& t[s - 1] = S; t[s] = C ; \\
\end{align*}
Chapter 4: The Cryptographic Processor Architecture

Input: \( A(x) = a_{x-1}, \ldots, a_i, a_0 \), \( p(x) = (p_{x-1}, \ldots, p_i, p_0) \), \( q = p(x)^{-1} \mod x^w \)

Output: \( t(x) = A(x)B(x) \mod p(x) \)

for \( i=0 \) to \( s-1 \) do
  \( C = 0 \);
  \( (C, S) = t[i] + a[i] \times a[i] + C \);
  \( t[i] = S \);
  for \( j=i+1 \) to \( s-1 \) do
    \( (C, S) = t[j] + 2 \times a[j] \times a[i] + C \);
    \( t[j] = S \);
  end
  \( (C, S) = t[s] + C \);
  \( m = t[0] \times p'[0] \mod x^w \);
for \( j=0 \) to \( s-1 \) do
  \( (C, S) = t[j] + m \times n[j] + C \);
  if \( j \neq 0 \) then
    \( t[j-1] = S \);
  end
end
\( (C, S) = t[s] + C \);
\( t[s-1] = S; t[s] = C \);
end

Algorithm 10: Montgomery squaring over \( GF(2^n) \)

4.5 Architecture of the Hybrid Processor

The common arithmetic components in the three algorithms: ECC, AES, and RC5 are extracted as shown in Table 4.3. As the most important arithmetic component, a novel multiplier of 32 by 32 bits is proposed to perform multiplication over \( GF(p) \) and \( GF(2^n) \) in the ECC, and four independent multiplications over \( GF(2^8) \) in the
Chapter 4  
The Cryptographic Processor Architecture

<table>
<thead>
<tr>
<th>components</th>
<th>AES</th>
<th>RC5</th>
<th>ECC over $GF(p)$</th>
<th>ECC over $GF(2^n)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>multiplication</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>barrel shifter</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>adder/subtracter</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XOR</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td>✓</td>
</tr>
</tbody>
</table>

Table 4.3: The core components in different cryptographic algorithms

MixColumns operation of AES. An adder/subtracter is used for the modular addition/subtraction in RC5 and over $GF(p)$ in ECC. In addition, a barrel shifter is embedded for data-dependent rotation in RC5. This barrel shifter can also be used for bit-shifts of parameter $k$ in scalar multiplication $kP$ over $GF(p)$ and $GF(2^n)$.

In the following, the data path of the processor is described and followed by the details of core arithmetic components and the instruction set.

4.5.1 Data Path

The main data path is 32-bit wide as shown in Fig. 4.2. The long operands of the ECC algorithm need to be broken up into multiple smaller words, and the arithmetic operations such as addition, subtraction, and multiplication, are implemented as multiple-precision operations [21]. The 32-bit data path is chosen considering that the word length in RC5 is 32-bit, and AES can also be processed in 32-bit processors. The two dual-port memories, which both have the capacity of 256 x 32 bits, are used not only for passing parameters between the cryptographic processor and the host, but also for operands. The parameters for ECC or the expanded subkey array for secret-key cryptography are loaded into the dual-port RAMs from I/O ports. The operands of many instructions come from the dual-port RAMs. The formula of multiplication-accumulator operation is shown as $(CA, SUM) = src0 \times src1 + src2 + CA$, where $CA$ is the carry vector, $SUM$ is the sum vector, and $src0, src1,
src2 are the three source operands which are accessed directly from the two dual-port RAMs with the ports douta1, doutb1 or douta2. The data in the dual-port RAMs can also be routed to register A through ports douta1 or doutb2. The results of barrel shifter, XOR and addition/subtraction operations are stored to register A, whereas the results of multiplications for ECC are written back to the dual-port RAMs.

In order to accommodate the eight-bit operations used in secret-key cryptographic algorithms, an eight-bit data path is also provided as shown in Fig. 4.3. The register A comprises of four eight-bit registers, i.e. A0, A1, A2, and A3. The sufficient Block RAMs provided by Xilinx FPGA devices are utilized to store the constants of the S-box and inverse S-box lookup tables operation used in AES algorithm. The ROM of 512 x 8 bits is implemented by Block RAMs. The register file is composed of 32 eight-bit registers, of which four registers hold the indirect address for the dual-port RAMs and seven registers are used for the polynomial reduction for multiplication over GF(2^8). The result of the multiplication over GF(2^8) is transmitted into A passing through multipliers as a 32-bit operation (Fig. 4.2) or the four independent bytes are XORed and the result is then stored into one of A3, A2, A1, A0 as an eight-bit operation (Fig. 4.3). For the MixColumns operation in AES, each element in the right column of the matrix in Equation 3.18 needs eight-bit XOR operations between the results of four eight-bit multiplications. For example, \( w_3' = (\{02\} \cdot w_3) \oplus (\{03\} \cdot w_3) \oplus (\{01\} \cdot w_1) \oplus (\{01\} \cdot w_0) \). This special operation for MixColumns is supported directly in the design.

### 4.5.2 Multiplier Design

Based on the multiple-precision multipliers for ECC over \( GF(p) \) and \( GF(2^n) \) [43, 9], a novel multiplier is proposed which is extended to perform not only the multiplications over \( GF(p) \) and \( GF(2^n) \), but also four parallel eight-bit multiplications over \( GF(2^8) \) that are used in the secret-key cryptosystems such as AES. The block
Figure 4.2: The data path of the architecture: 32-bit part

Diagram of the multiplier is illustrated in Fig. 4.4. It can perform operation 
\((CA, SUM) = src0 \times src1 + src2 + CA\) for ECC over \(GF(p)\) and \(GF(2^n)\), and 
operation \(Mul.GF8 = src0 \times src1\) with 32-bit operands. The presented multi­
plier uses parallel tree multiplier which is based on the integer multiplier design. 
Multiplications presented in this thesis consist of three main stages [51]:

- Partial product generation. It uses \(32 \times 32\) AND gates to generate the partial 
  product bits.

- Partial product reduction. It uses a Carry-Save Adder (CSA) tree to reduce 
  the partial products in a redundant carry/sum representation.

- Final carry-propagate addition. It uses Carry-Propagate Adders (CPA) to add 
  the sum and carry vectors and produces the final product.

Carry-Save Adders are implemented by Half Adders (HA) and Full Adders (FA). 
The formulae of the HA and FA used in the tree multiplier are shown in Equation
Chapter 4  

The Cryptographic Processor Architecture

Figure 4.3: The data path of the architecture: eight-bit part

4.8 and 4.9. We can see that the sums are only XOR operation.

\[
\begin{align*}
    s_k &= a_k \oplus b_k \\
    c_{k+1} &= a_k \cdot b_k
\end{align*}
\]  

(4.8)

and

\[
\begin{align*}
    s_k &= a_k \oplus b_k \oplus c_k \\
    c_{k+1} &= a_k \cdot b_k + a_k \cdot c_k + b_k \cdot c_k
\end{align*}
\]  

(4.9)

The multiplication over $GF(2^n)$ involves only two stages that are partial product generation and partial product reduction, since no carry-propagations are considered. The partial product reduction performs only XOR operations between the same digit position. From the equations for the HA and FA, it can be seen that the sum is exactly the XOR operation required by multiplication over $GF(2^n)$. So it is possible to combine the multiplication over $GF(2^n)$ with the one over $GF(p)$ in such a way that the sum bits $s_k$ are added first and the carry bits $c_{k+1}$ are added as late as possible in the partial product reduction. The multiplication over $GF(2^n)$ is just a special case of the one over $GF(p)$ without considering the carry-propagation. Finally, the product for $GF(2^n)$ is summed up with the reduced carry-bits in the final stages and the product for $GF(p)$ is obtained by the carry-lookahead adder.
Chapter 4  The Cryptographic Processor Architecture

Figure 4.4: The block diagram of multiple-precision multifunction multiplier

The procedure is illustrated in Fig. 4.5.

In the secret-key cryptography, the multiplications over $GF(2^8)$ are required by the MixColumns operation in AES. The proposed multiplier is further extended to perform four independent multiplications over $GF(2^8)$. The 32-bit inputs $src0$ and $src1$ are referred to as the concatenation of four eight-bit elements over $GF(2^8)$, respectively. The four multiplications are $src0[31 \ldots 24] \times src1[31 \ldots 24]$, $src0[23 \ldots 16] \times src1[23 \ldots 16]$, $src0[15 \ldots 8] \times src1[15 \ldots 8]$, and $src0[7 \ldots 0] \times src1[7 \ldots 0]$. The dot diagram of partial product generation for the four eight-bit multiplications is illustrated as hollow dots in Fig. 4.6. The multiplication over $GF(2^8)$ can be viewed as a special case of multiplication over $GF(2^n)$. The four multiplications of eight-bit by eight-bit over $GF(2^8)$ are performed first. This result is used in the next XOR operations in the same digit positions in the computation of $GF(2^n)$. The results of the four 15-bit products over $GF(2^8)$ are ready after the third stage, and the product over $GF(2^n)$ is ready after the fifth stage. The four 15-bit results obtained from the partial product reduction need modulo the irreducible polynomial $f(x)$ to reduce to elements over $GF(2^8)$ as shown in Fig. 4.5. For the AES algorithm, this irreducible polynomial is $f(x) = x^8 + x^4 + x^3 + x + 1$. The reduction method is illustrated as follows. Suppose the product is $a(x) = a_{14}x^{14} + a_{13}x^{13} + \ldots + a_8x^8 + a_7x^7 + \ldots + a_0x^0$, 

49
Chapter 4  

The Cryptographic Processor Architecture

and let

\[ b_1(x) = x^8 \mod f(x) = x^4 + x^3 + x + 1 \]
\[ b_2(x) = x^9 \mod f(x) = (x^4 + x^3 + x + 1)x = x^5 + x^4 + x^2 + x \]
\[ b_3(x) = x^{10} \mod f(x) = (x^4 + x^3 + x + 1)x^2 = x^6 + x^5 + x^3 + x^2 \]
\[ b_4(x) = x^{11} \mod f(x) = (x^4 + x^3 + x + 1)x^3 = x^7 + x^6 + x^4 + x^3 \]
\[ b_5(x) = x^{12} \mod f(x) = (x^4 + x^3 + x + 1)x^4 = x^8 + x^7 + x^3 + x + 1 \]
\[ b_6(x) = x^{13} \mod f(x) = (x^4 + x^3 + x + 1)x^5 = x^9 + x^8 + x^3 + x \]
\[ b_7(x) = x^{14} \mod f(x) = (x^4 + x^3 + x + 1)x^6 = x^{10} + x^9 + x^3 + x \]

Then \( a(x)' = a(x) \mod f(x) = \sum_{i=1}^{7} a_{2i+1} \cdot b_i(x) + \sum_{i=0}^{7} a_{2i}x^i \).

Parameters \( b_1 \) to \( b_7 \) are kept in registers since they are constants once the irreducible polynomial is fixed. It is flexible in that the parameters of \( b_1 \) to \( b_7 \) can be changed according to different applications.

Figure 4.5: Partial product reduction, CPA and polynomial reduction
Figure 4.6: The dot diagram for partial product matrix of 32-bit x 32-bit multiplication

The CSA utilizes tree topologies of adders so that the carry-out from one adder is not connected to the carry-in of the next one. The Reduced Area (RA) multiplier is used in the design instead of Wallace tree [43]. It can obtain the maximum reduction in the number of partial product bits in each reduction stage and minimize the total hardware area. Its reduction scheme differs from Wallace and Dadda's methods in that the maximum number of FAs is utilized as early as possible, and HAs are used only in two cases: (1) to reduce the number of bits in a column to the number of bits specified by Dadda sequence; (2) to reduce the rightmost column containing exactly two bits [51]. The RA multiplier is more flexible to be used in the partial product reductions for multiplications over $GF(p)$, $GF(2^n)$, and $GF(2^8)$. This design requires only nine reduction stages, the same as the 32-bit Wallace tree and Dadda tree multipliers that perform only multiplication over $GF(p)$. It means that the implementation of multiplications over $GF(2^n)$ and $GF(2^8)$ with integer multiplication over $GF(p)$ does not produce additional delay.
4.5.3 Barrel Shifter

The proposed multiplexer-based barrel shifter performs only circular shift operation. It is a combinational logic circuit design with 32-bit data inputs, 32-bit data outputs, and a five-bit control input to specify the amount of circular shift (0 to 31 bits), and a one-bit control signal to indicate the direction of circular shift (left or right). The circuit consists of five stages of 2:1 multiplexers, with one multiplexer per bit of the input data. The selection signals of all multiplexers in each stage are connected together. When shft[0]=1, the first stage of multiplexers performs a shift by one bit; when shft[0]=0, it does not perform any shift. Similarly, the second, third, fourth, and fifth stage perform a shift by 2, 4, 8, and 16 bits respectively. Due to the cascade, all shift amounts (0 to 31) can be performed. For right shift, the signal shft[4:0] is complemented, which means the shifter performs left shift with a complementary amount of bits used for right shift. An example of an eight-bit barrel shifter is shown in Fig. 4.7.
4.5.4 Adder/Subtractor

The adder/subtractor illustrated in 4.8 is a 32-bit carry look-ahead adder with data inputs A and B, one output S, and a carry bit C. To perform subtraction, the adder is utilized to add the two's complement of the input B, i.e. $A - B = A + (-B)$. The exclusive OR gates together with the signal sub are used to perform the two's complement when sub=1. For multiple-precision addition, the signal sub is set to "0"; it passes through the multiplexor in the first iteration and the carry bit C passes in the rest of iterations. Similarly, for multiple-precision subtraction, the signal sub is set to "1"; it passes through the multiplexor in the first iteration and C in the rest of iterations.

4.5.5 Instruction Set

Table 4.4 contains the complete instruction set. Instructions fall into three categories: arithmetic instructions, memory instructions, and control instructions.

The implementation of RC5 is quite simple, just following the Algorithm 1 in Chapter 3. Table 4.5 lists the source codes for RC5. The implementation of AES is not so straightforward. The S-box operations are implemented by 16 look-up table. The MixColumns operation is performed by 16 multiplication according to Equation 53.
### Table 4.4: Instruction set

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Explanation</th>
<th>Clock cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>MuLGFP src0, src1, src2, dst</td>
<td>multiplication over $GF(p)$ (\text{dst} = \text{src0} \times \text{src1} + \text{src2} + C)</td>
<td>5</td>
</tr>
<tr>
<td>MuLGFP src0, src1, src2, dst</td>
<td>multiplication over $GF(2^n)$ (\text{dst} = \text{src0} \times \text{src1} + \text{src2} + C)</td>
<td>5</td>
</tr>
<tr>
<td>MulGF8 src0, src1, A</td>
<td>four multiplications over $GF(2^n)$</td>
<td>4</td>
</tr>
<tr>
<td>MixColumns src0, src1, dst</td>
<td>multiplications over $GF(2^n)$ and the result is XORed between the four bytes</td>
<td>4</td>
</tr>
<tr>
<td>SQUR.GFP src0, src1, dst</td>
<td>squaring over $GF(p)$ (\text{dst} = \text{src0} \times \text{src0} + \text{src1} + C)</td>
<td>5</td>
</tr>
<tr>
<td>SQUR.GF2N src0, src1, dst</td>
<td>squaring over $GF(2^n)$ (\text{dst} = \text{src0} \times \text{src0} + \text{src1} + C)</td>
<td>5</td>
</tr>
<tr>
<td>SHIFT</td>
<td>barrel shift</td>
<td>4</td>
</tr>
<tr>
<td>XOR</td>
<td>exclusive OR</td>
<td>4</td>
</tr>
<tr>
<td>ADD src0, src1, dst</td>
<td>addition</td>
<td>5</td>
</tr>
<tr>
<td>SUB src0, src1, dst</td>
<td>subtraction</td>
<td>5</td>
</tr>
<tr>
<td>LDA</td>
<td>load into A (32-bit)</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>or load into A0, A1, A2, A3 (eight-bit)</td>
<td>3</td>
</tr>
<tr>
<td>STR</td>
<td>store constant or A0, A1, A2, A3</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>or store A or CA to dual-port RAM</td>
<td>4</td>
</tr>
<tr>
<td>LKUP</td>
<td>lookup table</td>
<td>4</td>
</tr>
<tr>
<td>BRNZ bit, addr</td>
<td>branch to addr if test bit is set</td>
<td>3/4</td>
</tr>
<tr>
<td>BRLE #const, addr</td>
<td>branch to addr if index $\leq$ #const</td>
<td>3/4</td>
</tr>
<tr>
<td>CLR</td>
<td>clear the carry bit of adder/subtractor</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>or clear the carry register of multiplier</td>
<td></td>
</tr>
<tr>
<td>NOP</td>
<td></td>
<td>3</td>
</tr>
</tbody>
</table>

3.18. The ShiftRows operation spans throughout the entire 128-bit. The 16 bytes are first put into 16 eight-bit general registers, and read back in the order as shown in Fig. 3.3. The codes for one round of AES are shown in Table 4.15. Table 4.6 gives the source codes for Montgomery multiplication over $GF(p)$ which is based on the Algorithm 7 in Section 4.4.1.
Chapter 4  The Cryptographic Processor Architecture

\[ LE_0 = A + S[0] \]
\[ RE_0 = B + S[1] \]

for \( i = 1 \) to \( r \) do
\[ temp = LE_{i-1} \oplus RE_{i-1} \]
\[ temp = \text{temp} \ll RE_{i-1} \]
\[ LE_i = \text{temp} + S[2 \times i] \]
\[ temp = LE_i \oplus RE_{i-1} \]
\[ temp = \text{temp} \ll LE_i \]
\[ RE_i = \text{temp} + S[2 \times i + 1] \]

Table 4.5: Codes for RC5

4.6 Performance Evaluation

The cryptographic processor was prototyped in a Xilinx Virtex-II xc2v3000-5bf957 FPGA using Verilog Hardware Description Language (Verilog HDL). It works at the maximum frequency of 60.15MHz.

Table 4.7 lists the resources used by different operation components. The resources contain 4-input look-up tables (LUTs), slices and Block RAMs. From the table, it can be seen that the multiplier occupies most of the hardware resources. The implementation of ECC relies heavily on the multiplication, so consuming more resources on the design of parallel multiplier is worthwhile. Block RAMs are utilized to implement the look-up tables for S-box operation in AES, and the two dual-port RAMs.

The performance of secret-key and public-key cryptosystems is illustrated in Table 4.8. When evaluating the time used for scalar multiplication \( kP \) in ECC over \( GF(2^n) \), let \( k \approx 2^n \); for \( kP \) over \( GF(p) \), let \( k \approx l \), where \( l \) is the order of the field \( GF(p) \).
Chapter 4: The Cryptographic Processor Architecture

<table>
<thead>
<tr>
<th>For((i=0) to (s-1))</th>
<th>STR #0, Reg-index1</th>
</tr>
</thead>
<tbody>
<tr>
<td>(C=0;)</td>
<td>J1: CLR C</td>
</tr>
<tr>
<td>For((j=0) to (s-1))</td>
<td>J2:</td>
</tr>
<tr>
<td>((C,S)=t[i]+a[i] \times b[i]+C;)</td>
<td>MuLGFP *AR0+, *AR1, *AR2+</td>
</tr>
<tr>
<td>(t[j]=S;)</td>
<td>BRLE #s-1, J3</td>
</tr>
<tr>
<td>((C,S)=t[s]+C;)</td>
<td>MuLGFP *AR0+, *AR1+, *AR2+</td>
</tr>
<tr>
<td>(m=t[0] \times q \mod W;)</td>
<td>MuLGFP *AR0, *AR2, *AR1</td>
</tr>
<tr>
<td>For((j=0) to (s-1))</td>
<td>MuLGFP *AR0+, *AR1, *AR2+</td>
</tr>
<tr>
<td>((C,S)=t[j]+m \times p[j]+C;)</td>
<td>BRLE #s-1, J3</td>
</tr>
<tr>
<td>If((j \neq 0))</td>
<td>STR #1, Reg-index2</td>
</tr>
<tr>
<td>(t[j-1]=S;)</td>
<td>J3: MuLGFP *AR0+, *AR1, *AR2+</td>
</tr>
<tr>
<td>((C,S)=t[s]+C;)</td>
<td>BRLE #s-1, J3</td>
</tr>
<tr>
<td>(t[s-1]=S;)</td>
<td>STR C, *AR2</td>
</tr>
<tr>
<td>(t[e]=C;)</td>
<td>BRLE #s-1, J1</td>
</tr>
<tr>
<td>If((t &gt; p))</td>
<td>STR #0, Reg-index1</td>
</tr>
<tr>
<td>(t=t-p;)</td>
<td>CLR Add_C</td>
</tr>
<tr>
<td></td>
<td>J4: SUBC *AR0+, *AR1+, *AR2+</td>
</tr>
<tr>
<td></td>
<td>BRLE #s-1, J4</td>
</tr>
</tbody>
</table>

Table 4.6: Codes for Montgomery multiplication over \(GF(p)\)

<table>
<thead>
<tr>
<th>Components</th>
<th>Slices</th>
<th>BRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multiplier</td>
<td>2005</td>
<td>-</td>
</tr>
<tr>
<td>Barrel shifter</td>
<td>95</td>
<td>-</td>
</tr>
<tr>
<td>Adder/subtractor</td>
<td>91</td>
<td>-</td>
</tr>
<tr>
<td>NAF</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>Full design</td>
<td>2479</td>
<td>67</td>
</tr>
</tbody>
</table>

Table 4.7: Usage of FPGA resources

4.7 Performance Comparison

The comparison with other work for RC5 is shown in Table 4.9. The throughput of RC5-32/12/16 in this design achieves 10.7 Mbit/s on encryption/decryption. The work in [40] implements RC5-32/12/16 for prototype of small sensor devices using an eight-bit processor with its throughput of only 4.8 Kbit/s. The throughput of a software implementation of RC5-32/12/8 in [45] on a Pentium 266MMX can reach 11.4 Mbit/s. This means that the performance of the proposed hybrid processor competes with that of the Pentium 266MMX which uses an advanced superscalar
Chapter 4  

The Cryptographic Processor Architecture

<table>
<thead>
<tr>
<th>Algorithms</th>
<th>RC5</th>
<th>AES</th>
<th>ECC over $GF(2^{146})$</th>
<th>ECC over $GF(p)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Throughput (Mbit/s)</td>
<td>10.7</td>
<td>2.0</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>scalar multiplication (ms)</td>
<td>-</td>
<td>-</td>
<td>12</td>
<td>28.4</td>
</tr>
</tbody>
</table>

Table 4.8: The performance for different cryptosystems

<table>
<thead>
<tr>
<th>Performance parameters</th>
<th>Perrig et al. [40]</th>
<th>Sessions [45]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Throughput (Mbit/s)</td>
<td>4.8 Kbit/s</td>
<td>11.4 Mbit/s</td>
<td>10.7 Mbit/s</td>
</tr>
</tbody>
</table>

Table 4.9: The performance comparison for RC5

architecture.

<table>
<thead>
<tr>
<th>Performance parameters</th>
<th>Atasu et al. [3]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Throughput (Mbit/s)</td>
<td>Encryption 0.5</td>
<td>2.0</td>
</tr>
<tr>
<td></td>
<td>Decryption 0.29</td>
<td>2.0</td>
</tr>
</tbody>
</table>

Table 4.10: The performance comparison for AES

Atasu et al. [3] implements AES on ARM-based platforms, which are 32-bit embedded Reduced Instruction Set Computer (RISC) microprocessors. They also use the look-up table method for S-box operations. The throughputs are much lower than those in this design for both encryption and decryption.

Weimerskirch et al. [54] implements the elliptic curve over $GF(2^{163})$ on a Palm OS device with a 32-bit processor. The time for point multiplication using Montgomery scalar multiplication is 2.73s. The work in [27] proposed the new Montgomery scalar multiplication algorithms and reported results obtained from a software implementation using a Sun UltraSPARC 300 MHz. From the Table 4.11, it can be seen that the scalar multiplication in this thesis is better than [54, 27]. Kim and Lee [18] also propose a secret-key and public-key crypto-processor. It can perform AES, SEED and ECC. The design implements each cryptographic algorithm separately using each dedicated cryptographic block, which uses 4725 slices for AES and ECC. However, the common arithmetic components are extracted and shared in this design, and only 2479 slices are required in total, which is only the 1/2 of that used in [18]. In addition, the work in [18] can only perform on the fixed elliptic
Chapter 4  The Cryptographic Processor Architecture

<table>
<thead>
<tr>
<th>Implementations</th>
<th>Scalar multiplication</th>
<th>Field</th>
<th>Platform</th>
<th>Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>12 (ms)</td>
<td>$GF(2^{146})$</td>
<td>Xilinx xc2v3000-5bf957</td>
<td>60.15</td>
</tr>
<tr>
<td>Weimerskirch et al. [54]</td>
<td>2.73 (s)</td>
<td>$GF(2^{163})$</td>
<td>Palm OS</td>
<td>16</td>
</tr>
<tr>
<td>López et al. [27]</td>
<td>13.5 (ms)</td>
<td>$GF(2^{163})$</td>
<td>UltraSPARC</td>
<td>300 (software)</td>
</tr>
<tr>
<td>Kim et al. [18]</td>
<td>7.28 (ms)</td>
<td>$GF(2^{146})$</td>
<td>FPGA</td>
<td>50</td>
</tr>
</tbody>
</table>

Table 4.11: The scalar multiplication comparison for ECC over $GF(2^n)$

<table>
<thead>
<tr>
<th>Logic size (slices)</th>
<th>Implementations</th>
<th>AES</th>
<th>ECC</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>2479</td>
<td></td>
<td></td>
<td>2479</td>
</tr>
<tr>
<td>Kim et al. [18]</td>
<td>1689</td>
<td>3036</td>
<td>4725</td>
<td></td>
</tr>
</tbody>
</table>

Table 4.12: The hardware comparison for ECC over $GF(2^n)$

curve $GF(2^{146})$, whereas the design in this thesis is much flexible, which performs ECC not only over $GF(2^n)$, but also over $GF(p)$. The prime number of $p$ of $GF(p)$ and the irreducible polynomial of $GF(2^n)$ can be changed easily to meet different requirements. It increases the security and reduces the users' cost to easily adopt more secure elliptic curves without changing the hardware.

<table>
<thead>
<tr>
<th>Implementations</th>
<th>Scalar multiplication</th>
<th>Field</th>
<th>Platform</th>
<th>Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>28.4 (ms)</td>
<td>$GF(p)$ 192-bit</td>
<td>FPGA</td>
<td>60.15</td>
</tr>
<tr>
<td>Xu et al. [55]</td>
<td>30 ms</td>
<td>$GF(2^{162} - 2^{64} - 1)$</td>
<td>ASIC</td>
<td>50</td>
</tr>
</tbody>
</table>

Table 4.13: The performance comparison for ECC over $GF(p)$

The performance comparison with other work of ECC over $GF(p)$ is shown in Table 4.13. Note that the prime field in [55] is fixed for $GF(2^{162} - 2^{64} - 1)$ and for specific elliptic curve with $a = p - 3$, which lacks flexibility.

4.8 Future Improvement

In the future, efforts will be made to speed up the proposed processor by the pipeline technique. The number of clock cycles of each instruction will be reduced (Table
4.14), and the maximum frequency could reach around 90~120 MHz. It is estimated that the time for the scalar multiplication over $GF(2^{146})$ would be 3.4~4.6 ms.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Explanation</th>
<th>Clock Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mul.GFP src0, src1, src2, dst</td>
<td>multiplication over $GF(p)$</td>
<td>3</td>
</tr>
<tr>
<td>Mul.GF2N src0, src1, src2, dst</td>
<td>multiplication over $GF(2^n)$</td>
<td>3</td>
</tr>
<tr>
<td>MixColumns src0, src1, dst</td>
<td>four multiplications over $GF(2^n)$ and the result is XORed between the four bytes</td>
<td>2</td>
</tr>
<tr>
<td>SQUR.GFP src0, src1, dst</td>
<td>squaring over $GF(p)$</td>
<td>3</td>
</tr>
<tr>
<td>SQUR.GF2N src0, src1, dst</td>
<td>squaring over $GF(2^n)$</td>
<td>3</td>
</tr>
<tr>
<td>SHIFT</td>
<td>barrel shift</td>
<td>2</td>
</tr>
<tr>
<td>XOR</td>
<td>exclusive OR</td>
<td>2</td>
</tr>
<tr>
<td>ADD src0, src1, dst</td>
<td>addition</td>
<td>3</td>
</tr>
<tr>
<td>SUB src0, src1, dst</td>
<td>subtraction</td>
<td>3</td>
</tr>
<tr>
<td>LDA</td>
<td>load into A (32-bit)</td>
<td>2</td>
</tr>
<tr>
<td>STR</td>
<td>store constant or A0,A1,A2,A3 (eight-bit)</td>
<td>1</td>
</tr>
<tr>
<td>LKUP</td>
<td>lookup table</td>
<td>2</td>
</tr>
<tr>
<td>BRNZ bit, addr</td>
<td>branch to addr if test bit is set</td>
<td>1/2</td>
</tr>
<tr>
<td>BRLE #const, addr</td>
<td>branch to addr if index &lt; #const</td>
<td>1/2</td>
</tr>
<tr>
<td>CLR</td>
<td>clear the carry bit of adder/subtractor</td>
<td>1</td>
</tr>
<tr>
<td>NOP</td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

Table 4.14: Instruction set using pipeline technique
### Chapter 4

**The Cryptographic Processor Architecture**

<table>
<thead>
<tr>
<th>// S-box</th>
<th>// ShiftRows</th>
<th>// MixColumns</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDA *AR0+</td>
<td>LDA Reg0, A3</td>
<td>MixColumns *AR0, *AR2+, A3</td>
</tr>
<tr>
<td>LKUP A3</td>
<td>LDA Reg5, A2</td>
<td>MixColumns *AR0, *AR2+, A2</td>
</tr>
<tr>
<td>LKUP A2</td>
<td>LDA Reg10, A1</td>
<td>MixColumns *AR0, *AR2+, A1</td>
</tr>
<tr>
<td>LKUP A1</td>
<td>LDA Reg15, A0</td>
<td>MixColumns *AR0, *AR2+, A0</td>
</tr>
<tr>
<td>LKUP A0</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
<tr>
<td>STR A3, Reg0</td>
<td>LDA Reg4, A3</td>
<td>MixColumns *AR0, *AR2+, A3</td>
</tr>
<tr>
<td>STR A2, Reg1</td>
<td>LDA Reg9, A2</td>
<td>MixColumns *AR0, *AR2+, A2</td>
</tr>
<tr>
<td>STR A1, Reg2</td>
<td>LDA Reg14, A1</td>
<td>MixColumns *AR0, *AR2+, A1</td>
</tr>
<tr>
<td>STR A0, Reg3</td>
<td>LDA Reg3, A0</td>
<td>MixColumns *AR0, *AR2+, A0</td>
</tr>
<tr>
<td>LDA *AR0+</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
<tr>
<td>LKUP A3</td>
<td>LDA Reg8, A3</td>
<td>MixColumns *AR0, *AR2+, A3</td>
</tr>
<tr>
<td>LKUP A2</td>
<td>LDA Reg13, A2</td>
<td>MixColumns *AR0, *AR2+, A2</td>
</tr>
<tr>
<td>LKUP A1</td>
<td>LDA Reg2, A1</td>
<td>MixColumns *AR0, *AR2+, A1</td>
</tr>
<tr>
<td>LKUP A0</td>
<td>LDA Reg7, A0</td>
<td>MixColumns *AR0, *AR2+, A0</td>
</tr>
<tr>
<td>STR A3, Reg4</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
<tr>
<td>STR A2, Reg5</td>
<td>LDA Reg12, A3</td>
<td>MixColumns *AR0, *AR2+, A3</td>
</tr>
<tr>
<td>STR A1, Reg6</td>
<td>LDA Reg1, A2</td>
<td>MixColumns *AR0, *AR2+, A2</td>
</tr>
<tr>
<td>STR A0, Reg7</td>
<td>LDA Reg6, A1</td>
<td>MixColumns *AR0, *AR2+, A1</td>
</tr>
<tr>
<td>LDA *AR0+</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
<tr>
<td>LKUP A3</td>
<td>LDA Reg11, A0</td>
<td>MixColumns *AR0, *AR2+, A0</td>
</tr>
<tr>
<td>LKUP A2</td>
<td>xor *AR0, *AR1+, A</td>
<td></td>
</tr>
<tr>
<td>LKUP A1</td>
<td>STR A, *AR0+</td>
<td>xor *AR0, *AR1+, A</td>
</tr>
<tr>
<td>STR A3, Reg8</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
<tr>
<td>STR A2, Reg9</td>
<td>xor *AR0, *AR1+, A</td>
<td></td>
</tr>
<tr>
<td>STR A1, Reg10</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
<tr>
<td>STR A0, Reg11</td>
<td>xor *AR0, *AR1+, A</td>
<td></td>
</tr>
<tr>
<td>LDA *AR0+</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
<tr>
<td>LKUP A3</td>
<td>xor *AR0, *AR1+, A</td>
<td></td>
</tr>
<tr>
<td>LKUP A2</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
<tr>
<td>LKUP A1</td>
<td>xor *AR0, *AR1+, A</td>
<td></td>
</tr>
<tr>
<td>LKUP A0</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
<tr>
<td>STR A2, Reg12</td>
<td>xor *AR0, *AR1+, A</td>
<td></td>
</tr>
<tr>
<td>STR A1, Reg13</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
<tr>
<td>STR A0, Reg14</td>
<td>xor *AR0, *AR1+, A</td>
<td></td>
</tr>
<tr>
<td>STR A3, Reg15</td>
<td>STR A, *AR0+</td>
<td>STR A, *AR0+</td>
</tr>
</tbody>
</table>

Table 4.15: Codes for AES
Chapter 5

Conclusions and Future Work

5.1 Conclusions

The architecture of a novel cryptographic processor that supports both public-key cryptosystem and secret-key cryptographic algorithms is proposed in this thesis. It provides flexibility for applications where public-key cryptography is first required for secure key exchange, and then secret-key cryptosystem is used for secure data transportation. It is suitable for resource limited devices such as smart cards and cellular phones where secure communication can be provided.

In the design, the common components used by ECC, AES and RC5 are extracted. A novel multifunction multiplier is proposed which can perform multiplications over $GF(p)$ and $GF(2^n)$ in ECC and multiplications over $GF(2^8)$ used in MixColumns operation in AES. The Reduced Area tree is utilized in the design of the multiplier, which provides flexibility to deal with the three cases. The number of reduction stages is the same as the one of only multiplications over $GF(p)$ without affecting the critical path of the multiplier.

The implementation of ECC is the most complex part in the design, which involves selections of algorithms for the scalar multiplication $kP$, the coordinates for point in ECC, and the basis for finite fields over $GF(p)$ and $GF(2^n)$. The Nonadjacent Form (NAF) is chosen for the scalar multiplication over $GF(p)$ in modified
Chapter 5  Conclusions and Future Work

Jacobian projective coordinates; the Montgomery scalar multiplication is selected for the scalar multiplication over $\text{GF}(2^n)$ in projective coordinates. The polynomial basis is used for both finite fields, which flexibly converts the long operands into multiple-precision operations. This makes it possible that different elliptic curves can be implemented without changing the hardware. It increases the security of the processor considering that new elliptic curves should be adopted when the old one is no longer secure.

The performance comparison indicates that the proposed hybrid crypto-processor can achieve better performance than previous work.

5.2 Future Work

The proposed design can support other cryptographic algorithms. For example, the RSA algorithm uses modular exponentiations which can be implemented through repeated multiplications and squarings. In addition, many other cryptosystems can be implemented after analyzing the algorithms, extracting common parts, and adding new components to the processor.

The speed of the proposed processor can be much faster if the pipeline technique is applied and the instruction set is further optimized.
Bibliography


Appendix A

Part of Verilog HDL codes

A.1 Verilog HDL codes for multiplier

module RA(S,MUL8,A,B,C,D,sig_sel,A8,A9,A10,A11,A12,A13,A14);
input [31:0] B,D;
input [32:0] A,C;
input sig_sel; input [7:0] A8,A9,A10,A11,A12,A13,A14;
output [7:0] MUL8;
output [64:0] S;
wire [32:0] P31,P30, P29, P28, P27, P26, P25, P24,
P23,P22,P21,P20,P19,P18,P17,P16,P15,P14,P13,P12,P11,P10,P9, P8,P7,P6,P5,P4,P3,P2,P1,P0;
wire [58:0] Sum;
wire [64:0] mul_P,64,mul_2n64;
// Partial Product Generation
PP PP1(P31,P30, P29, P28, P27, P26, P25, P24,
P23,P22,P21,P20,P19,P18,P17,P16,P15,P14,P13,P12,P11,
P10,P9,P8,P7,P6,P5,P4,P3,P2,P1,P0,A, B);
//Partial Product Reduction
//stage2
// first 8*8

/////////// ha (Sum, Cout, A, B);
ha HA1(NN2_0_1, NN2_1_2, P0[1], P1[0]);
fa FA1(NN2_0_2, NN2_1_3, P0[2], P1[1], P2[0]);
fa FA2(NN2_0_3, NN2_1_4, P0[3], P1[2], P2[1]);
fa FA3(NN2_0_4, NN2_1_5, P0[4], P1[3], P2[2]);
fa FA4(NN2_0_5, NN2_1_6, P0[5], P1[4], P2[3]);
fa FA5(NN2_2_5, NN2_3_6, P3[2], P4[1], P5[0]);
fa FA6(NN2_0_6, NN2_1_7, P0[6], P1[5], P2[4]);
fa FA7(NN2_2_6, NN2_3_7, P3[3], P4[2], P5[1]);
fa FA8(NN2_0_7, NN2_1_8, P0[7], P1[6], P2[5]);
fa FA9(NN2_2_7, NN2_3_8, P3[4], P4[3], P5[2]);
ha HA2(NN2_4_7, NN2_5_8, P6[1], P7[0]);
fa FA10(NN2_0_8, NN2_1_9, P1[7], P2[6], P3[5]);
fa FA11(NN2_2_8, NN2_3_9, P4[4], P5[3], P6[2]);
fa FA12(NN2_0_9, NN2_1_10, P2[7], P3[6], P4[5]);
fa FA13(NN2_2_9, NN2_3_10, P5[4], P6[3], P7[2]);
fa FA14(NN2_0_10, NN2_1_11, P3[7], P4[6], P5[5]);
fa FA15(NN2_0_11, NN2_1_12, P4[7], P5[6], P6[5]);
fa FA16(NN2_0_12, NN2_1_13, P5[7], P6[6], P7[5]);

// second 8*8
fa FA17(NN2_0_18, NN2_1_19, P8[10], P9[9], P10[8]);
fa FA18(NN2_0_19, NN2_1_20, P8[11], P9[10], P10[9]);
fa FA19(NN2_0_20, NN2_1_21, P8[12], P9[11], P10[10]);
fa FA20(NN2_0_21, NN2_1_22, P8[13], P9[12], P10[11]);
fa FA21(NN2_2_21, NN2_3_22, P11[10], P12[9], P13[8]);
fa FA22(NN2_0_22, NN2_1_23, P8[14], P9[13], P10[12]);
fa FA23(NN2_2_22, NN2_3_23, P11[11], P12[10], P13[9]);
fa FA24(NN2.0.23,NN2.1.24,P8[15],P9[14],P10[13]);
fa FA25(NN2.2.23,NN2.3.24,P11[12],P12[11],P13[10]);
ha HA4(NN2.4.23,NN2.5.24,P14[9],P15[8]);
fa FA26(NN2.0.24,NN2.1.25,P9[15],P10[14],P11[13]);
fa FA27(NN2.2.24,NN2.3.25,P12[12],P13[11],P14[10]);
fa FA28(NN2.0.25,NN2.1.26,P10[15],P11[14],P12[13]);
fa FA29(NN2.2.25,NN2.3.26,P13[12],P14[11],P15[10]);
fa FA30(NN2.0.26,NN2.1.27,P11[15],P12[14],P13[13]);
fa FA31(NN2.0.27,NN2.1.28,P12[15],P13[14],P14[13]);
fa FA32(NN2.0.28,NN2.1.29,P13[15],P14[14],P15[13]);
//third 8*8
ha HA5(NN2.0.33,NN2.1.34,P16[17],P17[16]);
fa FA33(NN2.0.34,NN2.1.35,P16[18],P17[17],P18[16]);
fa FA34(NN2.0.35,NN2.1.36,P16[19],P17[18],P18[17]);
fa FA35(NN2.0.36,NN2.1.37,P16[20],P17[19],P18[18]);
fa FA36(NN2.0.37,NN2.1.38,P16[21],P17[20],P18[19]);
fa FA37(NN2.2.37,NN2.3.38,P19[18],P20[17],P21[16]);
fa FA38(NN2.0.38,NN2.1.39,P16[22],P17[21],P18[20]);
fa FA39(NN2.2.38,NN2.3.39,P19[19],P20[18],P21[17]);
fa FA40(NN2.0.39,NN2.1.40,P16[23],P17[22],P18[21]);
fa FA41(NN2.2.39,NN2.3.40,P19[20],P20[19],P21[18]);
ha HA94(NN2.4.39,NN2.5.40,P22[17],P23[16]);
fa FA42(NN2.0.40,NN2.1.41,P17[23],P18[22],P19[21]);
fa FA43(NN2.2.40,NN2.3.41,P20[20],P21[19],P22[18]);
fa FA44(NN2.0.41,NN2.1.42,P18[23],P19[22],P20[21]);
fa FA45(NN2.2.41,NN2.3.42,P21[20],P22[19],P23[18]);
fa FA46(NN2.0.42,NN2.1.43,P19[23],P20[22],P21[21]);
fa FA47(NN2.0.43,NN2.1.44,P20[23],P21[22],P22[21]);
<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>N2</td>
<td>N2</td>
<td>N2</td>
<td>N2</td>
<td>N2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P0</td>
<td>P1</td>
<td>P2</td>
<td>P3</td>
<td>P4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N2</td>
<td>N2</td>
<td>N2</td>
<td>N2</td>
<td>N2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P5</td>
<td>P6</td>
<td>P7</td>
<td>P8</td>
<td>P9</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N2</td>
<td>N2</td>
<td>N2</td>
<td>N2</td>
<td>N2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P10</td>
<td>P11</td>
<td>P12</td>
<td>P13</td>
<td>P14</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N2</td>
<td>N2</td>
<td>N2</td>
<td>N2</td>
<td>N2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P15</td>
<td>P16</td>
<td>P17</td>
<td>P18</td>
<td>P19</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
fa $\text{FA98}(N_{2.0.17}, N_{2.1.18}, P_0[17], P_1[16], P_2[15])$;
fa $\text{FA99}(N_{2.2.17}, N_{2.3.18}, P_3[14], P_4[13], P_5[12])$;
fa $\text{FA100}(N_{2.4.17}, N_{2.5.18}, P_6[11], P_7[10], P_10[7])$;
fa $\text{FA101}(N_{2.6.17}, N_{2.7.18}, P_11[6], P_12[5], P_13[4])$;
fa $\text{FA102}(N_{2.8.17}, N_{2.9.18}, P_14[3], P_15[2], P_16[1])$;
fa $\text{FA103}(N_{2.10.17}, N_{2.11.18}, P_{17}[0], C_{17}, D_{17})$;
fa $\text{FA104}(N_{2.0.18}, N_{2.1.19}, P_0[18], P_1[17], P_2[16])$;
fa $\text{FA105}(N_{2.2.18}, N_{2.3.19}, P_3[15], P_4[14], P_5[13])$;
fa $\text{FA106}(N_{2.4.18}, N_{2.5.19}, P_6[12], P_7[11], P_{11}[7])$;
fa $\text{FA107}(N_{2.6.18}, N_{2.7.19}, P_{12}[6], P_{13}[5], P_{14}[4])$;
fa $\text{FA108}(N_{2.8.18}, N_{2.9.19}, P_{15}[3], P_{16}[2], P_{17}[1])$;
fa $\text{FA109}(N_{2.10.18}, N_{2.11.19}, P_{18}[0], C_{18}, D_{18})$;
fa $\text{FA110}(N_{2.0.19}, N_{2.1.20}, P_0[19], P_1[18], P_2[17])$;
fa $\text{FA111}(N_{2.2.19}, N_{2.3.20}, P_3[16], P_4[15], P_5[14])$;
fa $\text{FA112}(N_{2.4.19}, N_{2.5.20}, P_6[13], P_7[12], P_{12}[7])$;
fa $\text{FA113}(N_{2.6.19}, N_{2.7.20}, P_{13}[6], P_{14}[5], P_{15}[4])$;
fa $\text{FA114}(N_{2.8.19}, N_{2.9.20}, P_{16}[3], P_{17}[2], P_{18}[1])$;
fa $\text{FA115}(N_{2.10.19}, N_{2.11.20}, P_{19}[0], C_{19}, D_{19})$;
fa $\text{FA116}(N_{2.0.20}, N_{2.1.21}, P_0[20], P_1[19], P_2[18])$;
fa $\text{FA117}(N_{2.2.20}, N_{2.3.21}, P_3[17], P_4[16], P_5[15])$;
fa $\text{FA118}(N_{2.4.20}, N_{2.5.21}, P_6[14], P_7[13], P_{13}[7])$;
fa $\text{FA119}(N_{2.6.20}, N_{2.7.21}, P_{14}[6], P_{15}[5], P_{16}[4])$;
fa $\text{FA120}(N_{2.8.20}, N_{2.9.21}, P_{17}[3], P_{18}[2], P_{19}[1])$;
fa $\text{FA121}(N_{2.10.20}, N_{2.11.21}, P_{20}[0], C_{20}, D_{20})$;
fa $\text{FA122}(N_{2.0.21}, N_{2.1.22}, P_0[21], P_1[20], P_2[19])$;
fa $\text{FA123}(N_{2.2.21}, N_{2.3.22}, P_3[18], P_4[17], P_5[16])$;
fa $\text{FA124}(N_{2.4.21}, N_{2.5.22}, P_6[15], P_7[14], P_{14}[7])$;
fa $\text{FA125}(N_{2.6.21}, N_{2.7.22}, P_{15}[6], P_{16}[5], P_{17}[4])$;
fa FA154(N2.2.26,N2.3.27,P3[23],P4[22],P5[21]);
fa FA155(N2.4.26,N2.5.27,P6[20],P7[19],P8[18]);
fa FA156(N2.6.26,N2.7.27,P9[17],P10[16],P16[10]);
fa FA157(N2.8.26,N2.9.27,P17[9],P18[8],P19[7]);
fa FA158(N2.10.26,N2.11.27,P20[6],P21[5],P22[4]);
fa FA159(N2.12.26,N2.13.27,P23[3],P24[2],P25[1]);
fa FA160(N2.14.26,N2.15.27,P26[0],C[26],D[26]);
fa FA161(N2.0.27,N2.1.28,P0[27],P1[26],P2[25]);
fa FA162(N2.2.27,N2.3.28,P3[24],P4[23],P5[22]);
fa FA163(N2.4.27,N2.5.28,P6[21],P7[20],P8[19]);
fa FA164(N2.6.27,N2.7.28,P9[18],P10[17],P11[16]);
fa FA165(N2.8.27,N2.9.28,P16[11],P17[10],P18[9]);
fa FA166(N2.10.27,N2.11.28,P19[8],P20[7],P21[6]);
fa FA167(N2.12.27,N2.13.28,P22[5],P23[4],P24[3]);
fa FA168(N2.14.27,N2.15.28,P25[2],P26[1],P27[0]);
fa FA169(N2.0.28,N2.1.29,P0[28],P1[27],P2[26]);
fa FA170(N2.2.28,N2.3.29,P3[25],P4[24],P5[23]);
fa FA171(N2.4.28,N2.5.29,P6[22],P7[21],P8[20]);
fa FA172(N2.6.28,N2.7.29,P9[19],P10[18],P11[17]);
fa FA173(N2.8.28,N2.9.29,P12[16],P16[12],P17[11]);
fa FA174(N2.10.28,N2.11.29,P18[10],P19[9],P20[8]);
fa FA175(N2.12.28,N2.13.29,P21[7],P22[6],P23[5]);
fa FA176(N2.14.28,N2.15.29,P24[4],P25[3],P26[2]);
fa FA177(N2.16.28,N2.17.29,P27[1],P28[0],C[28]);
fa FA178(N2.0.29,N2.1.30,P0[29],P1[28],P2[27]);
fa FA179(N2.2.29,N2.3.30,P3[26],P4[25],P5[24]);
fa FA180(N2.4.29,N2.5.30,P6[23],P7[22],P8[21]);
fa FA181(N2.6.29,N2.7.30,P9[20],P10[19],P11[18]);
fa FA182(N2.8..29,N2.0..30,P12[17],P13[16],P16[13]);
fa FA183(N2.10..29,N2.11..30,P17[12],P18[11],P19[10]);
fa FA184(N2.12..29,N2.13..30,P20[9],P21[8],P22[7]);
fa FA185(N2.14..29,N2.15..30,P23[6],P24[5],P25[4]);
fa FA186(N2.16..29,N2.17..30,P26[3],P27[2],P28[1]);
fa FA187(N2.18..29,N2.19..30,P29[0],C[29],D[29]);
fa FA188(N2.0..30,N2.1..31,P0[30],P1[29],P2[28]);
fa FA189(N2.2..30,N2.3..31,P3[27],P4[26],P5[25]);
fa FA190(N2.4..30,N2.5..31,P6[24],P7[23],P8[22]);
fa FA191(N2.6..30,N2.7..31,P9[21],P10[20],P11[19]);
fa FA192(N2.8..30,N2.9..31,P12[18],P13[17],P14[16]);
fa FA193(N2.10..30,N2.11..31,P16[14],P17[13],P18[12]);
fa FA194(N2.12..30,N2.13..31,P19[11],P20[10],P21[9]);
fa FA195(N2.14..30,N2.15..31,P22[8],P23[7],P24[6]);
fa FA196(N2.16..30,N2.17..31,P25[5],P26[4],P27[3]);
fa FA197(N2.18..30,N2.19..31,P28[2],P29[1],P30[0]);
fa FA198(N2.20..30,N2.21..31,P30[15],C[30],D[30]);
fa FA199(N2.0..31,N2.1..32,P0[31],P1[30],P2[29]);
fa FA200(N2.2..31,N2.3..32,P3[28],P4[27],P5[26]);
fa FA201(N2.4..31,N2.5..32,P6[25],P7[24],P8[23]);
fa FA202(N2.6..31,N2.7..32,P9[22],P10[21],P11[20]);
fa FA203(N2.8..31,N2.9..32,P12[19],P13[18],P14[17]);
fa FA204(N2.10..31,N2.11..32,P15[16],P16[15],P17[14]);
fa FA205(N2.12..31,N2.13..32,P18[13],P19[12],P20[11]);
fa FA206(N2.14..31,N2.15..32,P21[10],P22[9],P23[8]);
fa FA207(N2.16..31,N2.17..32,P24[7],P25[6],P26[5]);
fa FA208(N2.18..31,N2.19..32,P27[4],P28[3],P29[2]);
fa FA209(N2.20..31,N2.21..32,P30[1],P31[0],C[31]);
fa FA294(N2.4.44,N2.5.45,P19[25],P20[24],P24[20]);
fa FA295(N2.6.44,N2.7.45,P25[19],P26[18],P27[17]);
fa FA296(N2.8.44,N2.9.45,P28[16],P29[15],P30[14]);
fa FA297(N2.0.45,N2.1.46,P14[31],P15[30],P16[29]);
fa FA298(N2.2.45,N2.3.46,P17[28],P18[27],P19[26]);
fa FA299(N2.4.45,N2.5.46,P20[25],P21[24],P24[21]);
fa FA300(N2.6.45,N2.7.46,P25[20],P26[19],P27[18]);
fa FA301(N2.8.45,N2.9.46,P28[17],P29[16],P30[15]);
fa FA302(N2.0.46,N2.1.47,P15[31],P16[30],P17[29]);
fa FA303(N2.2.46,N2.3.47,P18[28],P19[27],P20[26]);
fa FA304(N2.4.46,N2.5.47,P21[25],P22[24],P24[22]);
fa FA305(N2.6.46,N2.7.47,P25[21],P26[20],P27[19]);
fa FA306(N2.8.46,N2.9.47,P28[18],P29[17],P30[16]);
fa FA307(N2.10.46,N2.11.47,P31[15],P23[23],P14[32]); // col 47
fa FA308(N2.0.47,N2.1.48,P16[31],P17[30],P18[29]);
fa FA309(N2.2.47,N2.3.48,P19[28],P20[27],P21[26]);
fa FA310(N2.4.47,N2.5.48,P22[25],P23[24],P24[23]);
fa FA311(N2.6.47,N2.7.48,P25[22],P26[21],P27[20]);
fa FA312(N2.8.47,N2.9.48,P28[19],P29[18],P30[17]);
fa FA313(N2.0.48,N2.1.49,P17[31],P18[30],P19[29]);
fa FA314(N2.2.48,N2.3.49,P20[28],P21[27],P22[26]);
fa FA315(N2.4.48,N2.5.49,P23[25],P25[23],P26[22]);
fa FA316(N2.6.48,N2.7.49,P27[21],P28[20],P29[19]);
fa FA317(N2.8.48,N2.9.49,P30[18],P31[17],P24[24]);
fa FA318(N2.0.49,N2.1.50,P18[31],P19[30],P20[29]);
fa FA319(N2.2.49,N2.3.50,P22[27],P23[26],P22[26]);
fa FA320(N2.4.49,N2.5.50,P26[23],P27[22],P28[21]);
fa FA321(N2.6.49,N2.7.50,P29[20],P30[19],P31[18]);
fa FA322(N2_0.50,N2.1.51,P10[31],P20[30],P21[29]);
fa FA323(N2.2.50,N2.3.51,P22[28],P23[27],P27[23]);
fa FA324(N2.4.50,N2.5.51,P28[22],P29[21],P30[20]);
fa FA325(N2.0.51,N2.1.52,P20[31],P21[30],P22[29]);
fa FA326(N2.2.51,N2.3.52,P23[28],P28[23],P29[22]);
fa FA327(N2.4.51,N2.5.52,P30[21],P31[20],P19[32]);
fa FA328(N2.0.52,N2.1.53,P21[31],P22[30],P23[29]);
fa FA329(N2.2.52,N2.3.53,P29[23],P30[22],P31[21]);
fa FA330(N2.0.53,N2.1.54,P22[31],P23[30],P30[23]);
fa FA331(N2.0.54,N2.1.55,P23[31],P31[23],P22[32]);

... my_multiplexer m1(S,mul.P,64,mul_2n.64,sig.sel);

//-------------------------------
wire [14:0] mul_8_1,mul_8_2,mul_8_3,mul_8_4;
wire [7:0] P8_1,P8_2,P8_3,P8_4;
assign mul8_1={ NN3_0.0_14,NN3_0.0_13,NN3_0.0_12,NN3_0.0_11,NN3_0.0_10,
NN3_0.0_9,NN3_0.0_8,NN3_0.0_7,NN3_0.0_6,NN3_0.0_5,NN3_0.0_4,
NN3_0.0_3,NN3_0.0_2,NN3_0.0_1,NN3_0.0 },
mul8_2={ P15[15],NN3_0.0_29,NN3_0.0_28,NN3_0.0_27,NN3_0.0_26,NN3_0.0_25,
NN3_0.0_24,NN3_0.0_23,NN3_0.0_22,NN3_0.0_21,NN3_0.0_20,
NN3_0.0_19,NN3_0.0_18,NN3_0.0_17,NN3_0.0_16 },
mul8_3={NN3_0.0_46,NN3_0.0_45,NN3_0.0_44,
NN3_0.0_43,NN3_0.0_42,NN3_0.0_41,NN3_0.0_40,NN3_0.0_39,NN3_0.0_38,NN3_0.0_37,
NN3_0.0_36,NN3_0.0_35,NN3_0.0_34,NN3_0.0_33,NN3_0.0_32,
mul8_4={NN3_0.0_62,NN3_0.0_51,NN3_0.0_60,
NN3_0.0_59,NN3_0.0_58,NN3_0.0_57,NN3_0.0_56,NN3_0.0_55,NN3_0.0_54,NN3_0.0_53,
NN3_0.0_52,NN3_0.0_51,NN3_0.0_50,NN3_0.0_49,P24[24]};

///PPR(A,P,A8,A9,A10,A11,A12,A13,A14);
A.2 Verilog HDL codes for the data path of the processor

module myalu(addral,addrbl,addra2,addrb2,in_RAM,Zflag,
index1_flag,index2_flag,cmp_flag1,cmp_flag2,data_in1,data_in2,data_in3,
data_in4,instr,cmp,cmp_flag2,px_sel,carry_clr,sel_A,load_Sum,
load_Carry,lr,sub,first,sel_regout,sel_RAM,
load_Cbit,load_B,load_A0,load_A1,load_A2,load_A3,
load_addrR0,load_addrR1,load_addrR2,load_addrR3,
inc_index1,inc_index2,dec_index1,dec_index2,
inc_R0,inc_R1,inc_R2,inc_R3,reg_en,enc,read_en,clk,rst);
output [31:0] in_RAM;
output Zflag;
output [7:0] addral,addrbl,addra2,addrb2;
input [31:0] data_in1,data_in2,data_in3,data_in4;
input mul.squ_sel,carry_clr,sel_A,clk,rst;
input load_Sum,load_Carry,px_sel; //px_sel=1, GF(P), px_sel=0,GF(2^n)
input lr,sub,first; //control the barrel-shifter,lr=1, left, lr=0, right sub=1, subtraction
input [1:0] sel_RAM;
input [2:0] sel_A;
input load_Cbit,load_B,load_A0,load_A1,load_A2,load_A3;
input [7:0] instr;
input [7:0] tmp;
input [3:0] sel_regout;
input load_addr5,load_addrR1,load_addrR2,load_addrR3,inc_R0,inc_R1;
input inc_R2, inc_R3, dec_index1 ,dec_index2, reg_en, enc, read_en;
input inc_index1,inc_index2;
reg index1_flag,index2_flag,cmp_flagl,cmp_flag2;
wire [31:0] sum;
wire [32:0] carry, m1.out, Carr_out;//data_C;
wire [31:0] m2.out,B.out,rst_S,mm2.out;
wire [7:0] A0.out, A1.out, A2.out, A3.out;
wire [31:0] rst_xor,rst_shift,rst_addsub;
wire [7:0] m3.out,m4.out,m5.out,m6.out;
wire [7:0] mult8;
wire [7:0] regout,index1,index2,rom_table;
multi32 mym2(m2.out,data_in2,data_in3,sel_l);
multi32 mymm2(mm2.out,data_in3,data_in2,sel_l);
multi33 myml(ml_out,l'b0,data_inl,data_in2,l'b0,mul_squ_sel);

RA mult1(carry,sum,mult8,m1.out, m2.out,Carr_out,mm2.out,px.sel,
Register_32 Reg_S(rst_S, sum,load_Sum,clk,rst);
data_cel33.clr Reg_Carry(Carr_out,carry,load_Carry,carr_crl,clk,rst);
multi7.8 mym3[m3.out, mult8,data_in1[31:24], rst_shift[31:24],
rst_xor[31:24], regout,data_in4[31:24],rom_table,sel_A),
mym4(m4_out, mult8, data_in[23:16], rst_shift[23:16],
rst_xor[23:16], regout, data_in[4][23:16], rom_table, sel_A),
mym5(m5_out, mult8, data_in[15:8], rst_shift[15:8],
rst_xor[15:8], regout, data_in[4][15:8], rom_table, sel_A),
mym6(m6_out, mult8, data_in[7:0], rst_shift[7:0],
rst_xor[7:0], regout, data_in[4][7:0], rom_table, sel_A);
Register_32 Reg_B(B_out, m2_out, load_B, clk, rst);
Register_8 Reg_A0(A0_out, m3_out, load_A0, clk, rst);
Register_8 Reg_A1(A1_out, m4_out, load_A1, clk, rst);
Register_8 Reg_A2(A2_out, m5_out, load_A2, clk, rst);
Register_8 Reg_A3(A3_out, m6_out, load_A3, clk, rst);
wire [7:0] reginput;
wire [31:0] En_sig;
wire [7:0] Reg_0_out, Reg_1_out, Reg_2_out, Reg_3_out, Reg_4_out, Reg_5_out, Reg_6_out,
Reg_7_out, Reg_8_out, Reg_9_out, Reg_10_out, Reg_11_out, Reg_12_out, Reg_13_out, Reg_14_out, Reg_15_out;
wire [7:0] R0_out, R1_out, R2_out, R3_out;
wire [3:0] sel_regout;
multi8 mx1(reginput, A0_out, A1_out, A2_out, A3_out, tmp, instr[7:5]);
demulti8 dmx(En_sig, instr[4:0], reg.en);
multi16 mx3(regout, Reg_0_out, Reg_1_out, Reg_2_out, Reg_3_out, Reg_4_out, Reg_5_out, Reg_6_out, Reg_7_out, Reg_8_out, Reg_9_out, Reg_10_out, Reg_11_out, Reg_12_out, Reg_13_out, Reg_14_out, Reg_15_out, sel_regout);
// 16 8-bit register used for shiftrows
Register_8 Reg_0(Reg_0_out, reginput, En_sig[0], clk, rst);
Register_8 Reg_1(Reg_1_out, reginput, En_sig[1], clk, rst);
Register_8 Reg_2(Reg_2_out, reginput, En_sig[2], clk, rst);
Register_8 Reg_3(Reg_3_out, reginput, En_sig[3], clk, rst);
Register_8 Reg_4(Reg_4_out, reginput, En_sig[4], clk, rst);
Register_8 Reg_5(Reg_5_out, reginput, En_sig[5], clk, rst);
Register_8 Reg_6(Reg_6_out, reginput, En_sig[6], clk, rst);
Register_8 Reg_7(Reg_7_out, reginput, En_sig[7], clk, rst);
Register_8 Reg_8(Reg_8_out, reginput, En_sig[8], clk, rst);
Register_8 Reg_9(Reg_9_out, reginput, En_sig[9], clk, rst);
Register_8 Reg_10(Reg_10_out, reginput, En_sig[10], clk, rst);
Register_8 Reg_11(Reg_11_out, reginput, En_sig[11], clk, rst);
Register_8 Reg_12(Reg_12_out, reginput, En_sig[12], clk, rst);
Register_8 Reg_13(Reg_13_out, reginput, En_sig[13], clk, rst);
Register_8 Reg_14(Reg_14_out, reginput, En_sig[14], clk, rst);
Register_8 Reg_15(Reg_15_out, reginput, En_sig[15], clk, rst);

// used for dual-port RAM
Register Inc_8 R0(R0_out, reginput, En_sig[16], Inc_R0, clk, rst);
Register Inc_8 R1(R1_out, reginput, En_sig[17], Inc_R1, clk, rst);
Register Inc_8 R2(R2_out, reginput, En_sig[18], Inc_R2, clk, rst);
Register Inc_8 R3(R3_out, reginput, En_sig[19], Inc_R3, clk, rst);

// used for reduction
Register_8 Reg_A8(A8_out, reginput, En_sig[20], clk, rst);
Register_8 Reg_A9(A9_out, reginput, En_sig[21], clk, rst);
Register_8 Reg_A10(A10_out, reginput, En_sig[22], clk, rst);
Register_8 Reg_A11(A11_out, reginput, En_sig[23], clk, rst);
Register_8 Reg_A12(A12_out, reginput, En_sig[24], clk, rst);
Register_8 Reg_A13(A13_out, reginput, En_sig[25], clk, rst);
Register_8 Reg_A14(A14_out, reginput, En_sig[26], clk, rst);

// used for counter
Register_8s Reg_counter1(index1, reginput, En_sig[27], Inc_Index1, Dec_Index1, clk, rst);
Register_8s Reg_counter2(index2, reginput, En_sig[28], Inc_Index2, Dec_Index2, clk, rst);
always @(index1 or index2 or instr[7:0]) begin
index1_flag = ~index1; //
index2_flag = ~index2;
cmp_flag1 = index1 == instr[7:0] ? 1'b1 : 1'b0; // comparator
cmp_flag2 = index2 == instr[7:0] ? 1'b1 : 1'b0;
end

// address register
Register_8 addrR0(addra1,R0.out,load_addrR0,clk,rst);
Register_8 addrR1(addrb1,R1.out,load_addrR1,clk,rst);
Register_8 addrR2(addra2,R2.out,load_addrR2,clk,rst);
Register_8 addrR3(addrb2,R3.out,load_addrR3,clk,rst);
mod.addsub mas1(rst.addsub, Zflag, [A3.out, A2.out, A1.out, A0.out, B_out, sub, first, load_Cbit, clk, rst]);
mybarrel.shifter bshift1(rst.shift, [A3.out, A2.out, A1.out, A0.out], B.out[1:0], lr);
oper.XOR myxor(rst.xor, [A3.out, A2.out, A1.out, A0.out], B.out);
multi32_3 m7(in_RAM, rst.s, A3.out, A2.out, A1.out, A0.out, rst.addsub, sel_RAM);
rominfr rom1(rom_table, enc, reginput, read_en, clk); endmodule